Personal tools

Synchronization and Power Control Concepts for 3GPP TD-SCDMA

From iis-projects

Revision as of 12:47, 9 February 2015 by Weberbe (talk | contribs)
Jump to: navigation, search
Synchronization and Power Control Concepts.jpg

Short Description

TD-SCDMA is a 3GPP standard that combines an advanced TDMA/TDD system with an adaptive CDMA component operating in a synchronous mode. Its TDD nature allows to master asymmetric services more efficiently than other 3G standards. Up- and downlink resources are flexibly assigned according to traffic needs, which is helpful in an environment with increasing data traffic, which tends to be asymmetric (mobile Internet).

In order to meet these promises, a highly synchronised power-controlled transmission is eminent. Hence, TD-SCDMA utilize a 4-level synchronisation in Time and Frequency (chip, bit, slot and frame levels). In this thesis, fast synchronisation and power control techniques shall be investigated focusing on their performance-complexity tradeoff and their convergence speed. Therefore, Matlab blocks have to be implemented and integrated within our TD-SCDMA simulation chain, followed by implementation in VHDL code, synthesis and design optimization.

Status: Available

Looking for 1-2 Semester/Master students
Contact: Karim Badawi


Interest in Mobile Communications
Matlab and VHDL knowledge


25% Theory
25% Simulation
25% Architecture/VHDL
25% ASIC Implementation


Qiuting Huang