Personal tools

Difference between revisions of "User:Aottaviano"

From iis-projects

Jump to: navigation, search
Line 9: Line 9:
 
* E-Mail: [mailto:aottaviano@iis.ee.ethz.ch aottaviano@iis.ee.ethz.ch]
 
* E-Mail: [mailto:aottaviano@iis.ee.ethz.ch aottaviano@iis.ee.ethz.ch]
 
* Phone: +41 44 632 57 45     
 
* Phone: +41 44 632 57 45     
 +
 +
==Interests==
 +
* Processor Design
 +
* SoC Design
 +
* FPGA emulation and ASIC Design
 +
* Real-Time/Predictability
 +
* Operating Systems/Compilers
  
 
==Projects==
 
==Projects==

Revision as of 08:51, 6 January 2022

Alessandro Ottaviano

My research interest involves the world of Integrated Circuits and Computer Architecture, especially VLSI FPGA/ASIC design and Real Time Predictable embedded systems.

My work leverages the interface between SW (Real Time Operative Systems - RTOS and C systems programming) and HW (HDL design, FPGA emulation, gate-level ASIC design) towards the implementation of General Purpose computing platforms on silicon.

Contact

Interests

  • Processor Design
  • SoC Design
  • FPGA emulation and ASIC Design
  • Real-Time/Predictability
  • Operating Systems/Compilers

Projects

Available Projects


Projects In Progress


Completed Projects