Difference between revisions of "User:Fischeti"
From iis-projects
m (→Available Projects) |
|||
(4 intermediate revisions by the same user not shown) | |||
Line 4: | Line 4: | ||
==Interests== | ==Interests== | ||
− | My research | + | My research focuses on interconnects for on-chip and off-chip communication in HPC Systems. Specifically, I am currently working on Network-on-Chips (NoCs) to enable scaling out to manycore systems. Further, I have also worked on a Die-to-Die link for chiplet-based systems. |
+ | |||
+ | Previously, I also deployed Machine Learning Workloads on High-Performance Computing systems and worked on ML Hardware Accelerator for edge applications. | ||
==Contact Information== | ==Contact Information== | ||
− | * '''Office''': | + | * '''Office''': OAT U21 |
* '''e-mail''': [mailto:fischeti@iis.ee.ethz.ch fischeti@iis.ee.ethz.ch] | * '''e-mail''': [mailto:fischeti@iis.ee.ethz.ch fischeti@iis.ee.ethz.ch] | ||
− | |||
* '''www''': [https://iis.ee.ethz.ch/people/person-detail.MjE3MzI0.TGlzdC8zOTg3LDk5MDE4ODk4MA==.html IIS Homepage] | * '''www''': [https://iis.ee.ethz.ch/people/person-detail.MjE3MzI0.TGlzdC8zOTg3LDk5MDE4ODk4MA==.html IIS Homepage] | ||
Line 18: | Line 19: | ||
supresserrors = true | supresserrors = true | ||
category = Available | category = Available | ||
+ | category = Fischeti | ||
+ | </DynamicPageList> | ||
+ | |||
+ | [[Category: Supervisors]] | ||
+ | [[Category: Digital]] | ||
+ | |||
+ | ==Projects In Progress== | ||
+ | <DynamicPageList> | ||
+ | supresserrors = true | ||
+ | category = In Progress | ||
category = Fischeti | category = Fischeti | ||
</DynamicPageList> | </DynamicPageList> | ||
Line 26: | Line 37: | ||
[[Category: Hardware Acceleration]] | [[Category: Hardware Acceleration]] | ||
− | ==Projects | + | ==Completed Projects== |
<DynamicPageList> | <DynamicPageList> | ||
supresserrors = true | supresserrors = true | ||
− | category = | + | category = Completed |
category = Fischeti | category = Fischeti | ||
</DynamicPageList> | </DynamicPageList> |
Latest revision as of 17:00, 3 November 2023
Contents
Tim Fischer
I received my Bachelor's degree in Information Technology and Electrical Engineering from Swiss Federal Institute of Technology Zurich (ETHZ), Switzerland in 2018 and my Master's degree in April 2020. After that, I started as a PhD Student in the digital circuits and systems group of Prof. Dr. L. Benini
Interests
My research focuses on interconnects for on-chip and off-chip communication in HPC Systems. Specifically, I am currently working on Network-on-Chips (NoCs) to enable scaling out to manycore systems. Further, I have also worked on a Die-to-Die link for chiplet-based systems.
Previously, I also deployed Machine Learning Workloads on High-Performance Computing systems and worked on ML Hardware Accelerator for edge applications.
Contact Information
- Office: OAT U21
- e-mail: fischeti@iis.ee.ethz.ch
- www: IIS Homepage
Available Projects
- Modeling FlooNoC in GVSoC (S/M)
- Scaleout Study on Interleaved Memory Transfers in Huge Manycore Systems with Multiple HBM Channels (M/1-3S)
- Routing 1000s of wires in Network-on-Chips (1-2S/M)
- Network-on-Chip for coherent and non-coherent traffic (M)
- Energy Efficient AXI Interface to Serial Link Physical Layer
Projects In Progress
No pages meet these criteria.
Completed Projects
- Network-off-Chip (M)
- MCU Bus and Memory Generator: implementation of a Highly Configurable bus and memory subsystem for a RISC-V based microcontroller.
- Design of a Prototype Chip with Interleaved Memory and Network-on-Chip
- Flexfloat DL Training Framework
- A Unified Compute Kernel Library for Snitch (1-2S)