Difference between revisions of "User:Mbertuletti"
From iis-projects
Mbertuletti (talk | contribs) (→Marco Bertuletti) |
Mbertuletti (talk | contribs) (→Marco Bertuletti) |
||
Line 3: | Line 3: | ||
I completed my B.Sc. and M.Sc. in Electronics Engineering at Politecnico di Milano in July 2019 and December 2021, respectively. Since March 2022, I am pursuing a Ph.D. in the Circuits and Systems group of Prof. Luca Benini. | I completed my B.Sc. and M.Sc. in Electronics Engineering at Politecnico di Milano in July 2019 and December 2021, respectively. Since March 2022, I am pursuing a Ph.D. in the Circuits and Systems group of Prof. Luca Benini. | ||
+ | |||
+ | == Interests == | ||
My main research interests are: | My main research interests are: | ||
* Computer and System Architecture | * Computer and System Architecture | ||
+ | * Parallel Programming | ||
* Manycore systems | * Manycore systems | ||
− | |||
==Contact Information== | ==Contact Information== |
Revision as of 15:38, 22 July 2022
Marco Bertuletti
I completed my B.Sc. and M.Sc. in Electronics Engineering at Politecnico di Milano in July 2019 and December 2021, respectively. Since March 2022, I am pursuing a Ph.D. in the Circuits and Systems group of Prof. Luca Benini.
Interests
My main research interests are:
- Computer and System Architecture
- Parallel Programming
- Manycore systems
Contact Information
- Office: ETZ J71.2
- e-mail: mbertuletti@iis.ee.ethz.ch
- www: Marco Bertuletti (ETH page)