Difference between revisions of "User:Prasadar"
From iis-projects
(Created page with "I received my M.Sc. degree in Electrical Engineering and Information Technology from the Swiss Federal Institute of Technology Zurich (ETHZ), Switzerland in March 2021. After...") |
|||
| Line 1: | Line 1: | ||
| + | == Arpan Suravi Prasad == | ||
I received my M.Sc. degree in Electrical Engineering and Information Technology from the Swiss Federal Institute of Technology Zurich (ETHZ), Switzerland in March 2021. After that, I started as a Ph.D. Student in the Digital Circuits and Systems Group of Prof. Dr. L. Benini. | I received my M.Sc. degree in Electrical Engineering and Information Technology from the Swiss Federal Institute of Technology Zurich (ETHZ), Switzerland in March 2021. After that, I started as a Ph.D. Student in the Digital Circuits and Systems Group of Prof. Dr. L. Benini. | ||
| + | |||
| + | ==Interests== | ||
| + | My research is focused on hardware accelerator designs for Machine Learning applications. | ||
| + | * Machine Learning, Neural Networks | ||
| + | * FPGA & Digital ASIC Design | ||
| + | |||
| + | ==Contact Information== | ||
| + | * '''Office''': ETZ J89 | ||
| + | * '''telephone''': (+41 44 63) 244 91 | ||
| + | * '''e-mail''': [mailto:prasadar@iis.ee.ethz.ch prasadar@iis.ee.ethz.ch] | ||
| + | * '''www''': [https://iis.ee.ethz.ch/people/person-detail.MjUzMTc0.TGlzdC8zOTg3LDk5MDE4ODk4MA==.html Arpan Suravi Prasad (ETH page)] | ||
| + | |||
| + | ==Available Projects== | ||
| + | <DynamicPageList> | ||
| + | supresserrors = true | ||
| + | category = Available | ||
| + | category = Prasadar | ||
| + | </DynamicPageList> | ||
| + | |||
| + | |||
| + | [[Category:Supervisors]] [[Category: Event-Driven Computing]] [[Category: Digital]] | ||
Revision as of 13:48, 31 January 2022
Arpan Suravi Prasad
I received my M.Sc. degree in Electrical Engineering and Information Technology from the Swiss Federal Institute of Technology Zurich (ETHZ), Switzerland in March 2021. After that, I started as a Ph.D. Student in the Digital Circuits and Systems Group of Prof. Dr. L. Benini.
Interests
My research is focused on hardware accelerator designs for Machine Learning applications.
- Machine Learning, Neural Networks
- FPGA & Digital ASIC Design
Contact Information
- Office: ETZ J89
- telephone: (+41 44 63) 244 91
- e-mail: prasadar@iis.ee.ethz.ch
- www: Arpan Suravi Prasad (ETH page)
