Difference between revisions of "User:Pschiavo"
From iis-projects
(→Available projects) |
(→Pasquale Davide Schiavone) |
||
| Line 3: | Line 3: | ||
| − | Pasquale Davide Schiavone is a PhD student at the Integrated Systems Laboratory of ETH Zurich in the Digital Systems group led by Prof. Luca Benini. | + | Pasquale Davide Schiavone is a PostDoc at the Embedded System Laboratory at EPF Lausanne, and former PhD student at the Integrated Systems Laboratory of ETH Zurich in the Digital Systems group led by Prof. Luca Benini. |
He obtained a BSc. and a MSc. from "Politecnico di Torino" in computer engineering in 2013 and 2016 respectively. | He obtained a BSc. and a MSc. from "Politecnico di Torino" in computer engineering in 2013 and 2016 respectively. | ||
His main research focus is on low-power energy-efficient computer architectures for Internet-Of-Things systems and brain-machine interfaces through EEG and neural action potential signals. | His main research focus is on low-power energy-efficient computer architectures for Internet-Of-Things systems and brain-machine interfaces through EEG and neural action potential signals. | ||
| − | |||
| − | |||
== '''Interests''' == | == '''Interests''' == | ||
Revision as of 17:19, 15 August 2022
Contents
Pasquale Davide Schiavone
Pasquale Davide Schiavone is a PostDoc at the Embedded System Laboratory at EPF Lausanne, and former PhD student at the Integrated Systems Laboratory of ETH Zurich in the Digital Systems group led by Prof. Luca Benini. He obtained a BSc. and a MSc. from "Politecnico di Torino" in computer engineering in 2013 and 2016 respectively. His main research focus is on low-power energy-efficient computer architectures for Internet-Of-Things systems and brain-machine interfaces through EEG and neural action potential signals.
Interests
- Computer and System Architecture
- Digital ASIC Design
- Embedded systems
- Heterogeneous multicore architectures for energy-efficient and low-power embedded systems
- Brain-Machine interface
Available projects
- Heroino: Design of the next CORE-V Microcontroller (semester/master thesis)
- Design of Scalable Event-driven Neural-Recording Digital Interface (semester/master thesis)
- If you have your personal idea, you can also contact me for projects!
Completed projects
- Deep Learning for Brain-Computer Interface (semester thesis)
Contact Information
- Office: J89
- e-mail: pschiavo@iis.ee.ethz.ch
