I received my M.Sc. in electronics at Nanyang Technological University Singapore in 2017. I have worked at MediaTek Inc. and Cadence Design System focusing on the physical design of high-performance SoCs. Since August 2021, I am pursuing a Ph.D. in the Circuits and Systems group of Prof. Luca Benini
My main research interests are:
- Energy Efficiency Physical Design
- Parallel Programming
- Vector Processing
- Many-core Architecture
I work on the parallel programming of 5G physical uplink shared channel algorithm and physical implementation of MemPool and TeraPool architecture, which are two many-core architectures that have respectively 256 and 1024 cores. I am also interested in vector processing architecture (Spatz) and SIMD programming. If you are interested in one of my projects or you would like to discuss my research, please feel free to contact me by e-mail or to pass by my office!
- Office: ETZ J76.2
- e-mail: email@example.com
- www: Yichao Zhang (ETH page)
- Runtime partitioning of L1 memory in Mempool (1-2S/B)
- Vector-based Parallel Programming Optimization of Communication Algorithm (1-2S/B)
Projects In Progress
No pages meet these criteria.