Successive Approximation Register (SAR) ADC
Successive Approximation Register (SAR) ADCs are the architecture of choice for medium to high resolution low-power applications, such as battery powered systems. Their architecture consists of a front-end sample-and-hold (S/H), a comparator, a decision register, and a DAC. The ADC employs a binary search algorithm to perform the conversion. This project consists of building a MATLAB model, analyzing the different circuits of the ADC, and designing and implementing a high-resolution slowly clocked SAR converter.
- Looking for 1-2 Semester/Master students
- Contact: Schekeb Fateh
- 20% Theory
- 80% Circuit Design