Difference between revisions of "Low-Power Time Synchronization for IoT Applications"
From iis-projects
Line 16: | Line 16: | ||
: 50% Algorithm development in MATLAB | : 50% Algorithm development in MATLAB | ||
: 50% Asynchronous VLSI design with System Verilog | : 50% Asynchronous VLSI design with System Verilog | ||
+ | |||
[[#top|↑ top]] | [[#top|↑ top]] | ||
==Detailed Task Description== | ==Detailed Task Description== | ||
Line 37: | Line 38: | ||
[[#top|↑ top]] | [[#top|↑ top]] | ||
− | <!-- | + | <!-- |
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− |
Latest revision as of 13:34, 25 May 2022
Short Description
Wireless receivers need to estimate the time instant when data is transmitted as otherwise entire data packets are lost. Thus, accurate time synchronization is essential for reliable communication. The goal of this project is to develop a novel synchronization algorithm for multi-antenna wireless systems and implement it in hardware while minimizing area and power.
Status: Available
- Looking for 1-2 Semester/Master students
- Contact: Darja Nonaca, dnonaca@iis.ee.ethz.ch
Prerequisites
- Communication Systems (or a similar course)
- VLSI 1
- VLSI 3 (recommended)