View source for Design and VLSI Implementation of a Constrained-Viterbi Algorithm Equalizer for 3GPP TD-HSPA
From iis-projects
You do not have permission to edit this page, for the following reason:
You can view and copy the source of this page.
Return to Design and VLSI Implementation of a Constrained-Viterbi Algorithm Equalizer for 3GPP TD-HSPA.