Information for "Design of a Reconfigurable Vector Processor Cluster for Area Efficient Radar Processing (1M)"
From iis-projects
Basic information
| Display title | Design of a Reconfigurable Vector Processor Cluster for Area Efficient Radar Processing (1M) |
| Default sort key | Design of a Reconfigurable Vector Processor Cluster for Area Efficient Radar Processing (1M) |
| Page length (in bytes) | 4,904 |
| Page ID | 1820 |
| Page content language | English (en) |
| Page content model | wikitext |
| Indexing by robots | Allowed |
| Number of redirects to this page | 0 |
| Counted as a content page | Yes |
Page protection
| Edit | Allow all users (infinite) |
| Move | Allow all users (infinite) |
Edit history
| Page creator | Agarofalo (talk | contribs) |
| Date of page creation | 12:10, 21 November 2022 |
| Latest editor | Mperotti (talk | contribs) |
| Date of latest edit | 20:42, 22 November 2022 |
| Total number of edits | 2 |
| Total number of distinct authors | 2 |
| Recent number of edits (within past 90 days) | 0 |
| Recent number of distinct authors | 0 |
