Difference between revisions of "Extending Our DMA Architecture with SiFives TileLink Protocol (1-3S/B)"
From iis-projects
(Created page with "<!-- Creating Extending Our DMA Architecture with SiFives TileLink Protocol (1-3S/B) --> Category:Digital Category:High Performance SoCs Category:Computer Architect...") |
|||
(2 intermediate revisions by the same user not shown) | |||
Line 8: | Line 8: | ||
[[Category:Bachelor Thesis]] | [[Category:Bachelor Thesis]] | ||
[[Category:Tbenz]] | [[Category:Tbenz]] | ||
− | [[Category: | + | [[Category:Completed]] |
Line 15: | Line 15: | ||
== Status: Available == | == Status: Available == | ||
− | * Type: Bachelor / Semester | + | * Type: Bachelor / Semester Thesis |
* Professor: Prof. Dr. L. Benini | * Professor: Prof. Dr. L. Benini | ||
* Supervisors: | * Supervisors: | ||
Line 25: | Line 25: | ||
= Project = | = Project = | ||
− | + | You will extend our DMA with the TileLink protocol. | |
Latest revision as of 09:36, 3 November 2023
Contents
Overview
Status: Available
- Type: Bachelor / Semester Thesis
- Professor: Prof. Dr. L. Benini
- Supervisors:
Introduction
TileLink (https://static.dev.sifive.com/docs/tilelink/tilelink-spec-1.7-draft.pdf) is a chip-scale interconnect standard providing multiple masters with coherent memory-mapped access to memory and other slave devices introduced by SiFive. At IIS, we are developing a modular DMA architecture based on ARM's AXI (Advanced eXtensible Interface) protocol. We would now like to extend our DMA to be compatible with the TileLink protocol.
Project
You will extend our DMA with the TileLink protocol.
Character
- 20% Study the TileLink protocol, understanding the DMA architecture
- 40% Design, implementation, and verification of the protocol layer
- 40% Evaluation and optimization of your implementation
Prerequisites
- Interest in memory systems
- Experience with digital design in SystemVerilog as taught in VLSI I
- Preferred: Knowledge of AXI4