User contributions
From iis-projects
(newest | oldest) View (newer 50 | older 50) (20 | 50 | 100 | 250 | 500)
- 17:46, 29 January 2014 (diff | hist) . . (+155) . . N File:Baseband filter transfer functions.png (Measured baseband filter transfer functions, demonstrating the flat transfer function and the wide range of programmability in terms of frequency and gain.) (current)
- 17:39, 29 January 2014 (diff | hist) . . (+2,431) . . N High-Resolution, Calibrated Folding ADCs (Created page with "File:Measured high resolution folding ADC.png|thumb|600px|Left: Measured output spectrum of a sinusoidal input signal at 60.123 MHz sampled at 150 MHz. Right: Chip micrograp...")
- 17:38, 29 January 2014 (diff | hist) . . (+155) . . N File:Measured high resolution folding ADC.png (Left: Measured output spectrum of a sinusoidal input signal at 60.123 MHz sampled at 150 MHz. Right: Chip micrograph of the implemented ADC in 130 nm CMOS.) (current)
- 17:31, 29 January 2014 (diff | hist) . . (+2) . . Category:Placitus (current)
- 17:31, 29 January 2014 (diff | hist) . . (+2,874) . . N Category:Placitus (Created page with "==Platform Circuit Technology Underlying Heterogeneous Nano and Tera Systems== ===Description=== The revolution in information and communication technology that is taking inf...")
- 17:28, 29 January 2014 (diff | hist) . . (+2,024) . . N High-Resolution Large-Bandwidth Delta-Sigma A/D Converters in Ultra-Scaled CMOS (Created page with "thumb|600px|Simulated spectrum at the output of the modulator for a sinusoidal input signal at 40MHz. ===Date=== :...") (current)
- 17:28, 29 January 2014 (diff | hist) . . (+89) . . N File:Simulated spectrum of high resolution large bw.png (Simulated spectrum at the output of the modulator for a sinusoidal input signal at 40MHz.) (current)
- 17:16, 29 January 2014 (diff | hist) . . (+131) . . m Template
- 14:30, 29 January 2014 (diff | hist) . . (+21) . . User:Mandrea
- 14:29, 29 January 2014 (diff | hist) . . (+424) . . N User:Barandre (Created page with "==Andrea Bartolini= Description ==Interests== * Electromagnetic field theory * Spaghetti Bolognese * Fettucini Alfredo ==Contact Information== * '''Office''': ETZ J68.1 * ''...") (current)
- 09:04, 29 January 2014 (diff | hist) . . (+21) . . User:Kgf
- 09:03, 29 January 2014 (diff | hist) . . (-164) . . Main Page
- 09:03, 29 January 2014 (diff | hist) . . (+167) . . N MediaWiki:Sitenotice (Created page with "- {| style="background:#FADADD;border:2px solid #FFC0CB;margin: 1em auto 1em auto;" width=70% |align=center | '''THESE PAGES ARE CURRENTLY UNDER DEVELOPMENT''' |- |}")
- 19:15, 28 January 2014 (diff | hist) . . (+445) . . N User:Chrikell (Created page with "==Christoph Keller== ==Interests== * Digital design, design flows, ASIC design * Computer architecture, microprocessors * Cryptographic hardware * Testing of Integrated Circu...")
- 19:11, 28 January 2014 (diff | hist) . . (+1) . . SHAre - An application Specific Instruction Set Processor for SHA-2/3
- 19:10, 28 January 2014 (diff | hist) . . (+469) . . N User:Mbgh (Created page with "==Michael Mühlberghuber== Austrian, enough said.. ==Interests== * Digital design, design flows, ASIC design * Cryptographic hardware * Testing of Integrated Circuits ==Con...")
- 19:05, 28 January 2014 (diff | hist) . . (0) . . Category:Digital (→Active Projects)
- 19:04, 28 January 2014 (diff | hist) . . (+725) . . Category:Digital
- 18:59, 28 January 2014 (diff | hist) . . (+18) . . Ultra-low power processor design
- 18:56, 28 January 2014 (diff | hist) . . (+2,916) . . N Compressed Sensing Reconstruction on FPGA (Created page with "File:AMP OMP block diagram.png|thumb|500px|Block diagrams for both the AMP (top) and the OMP (bottom) hardware architecture utilizing the multipliers (VMU unit) available on...") (current)
- 18:49, 28 January 2014 (diff | hist) . . (0) . . File:AMP OMP block diagram.png (Kgf uploaded a new version of "File:AMP OMP block diagram.png") (current)
- 18:47, 28 January 2014 (diff | hist) . . (0) . . N File:AMP OMP block diagram.png
- 18:40, 28 January 2014 (diff | hist) . . (+113) . . N Category:2013 (Created page with "Projects active in 2013 <CENTER> '''Previous Year - Next Year''' </CENTER>")
- 18:40, 28 January 2014 (diff | hist) . . (-4) . . Category:2012
- 18:39, 28 January 2014 (diff | hist) . . (+117) . . N Category:2012 (Created page with "Projects active in 2012 <CENTER> '''Previous Year - Next Year''' </CENTER>")
- 18:38, 28 January 2014 (diff | hist) . . (+1) . . m Quantum Key Secured 100 Gbit/s Payload Encryption and its High-Speed Network Interfaces
- 18:37, 28 January 2014 (diff | hist) . . (+3,091) . . N Feature Extraction with Binarized Descriptors: ASIC Implementation and FPGA Environment (Created page with "File:Sandstorm layout.png|thumb|500px|Final layout of the ASIC. It comprises 254 kGE, including 29 kbit SRAM. Its operating frequency is 100 MHz and its simulated power cons...")
- 18:37, 28 January 2014 (diff | hist) . . (0) . . Putting Together What Fits Together - GrÆStl
- 18:36, 28 January 2014 (diff | hist) . . (+32) . . N Category:2011 (Created page with "Active projects in the year 2011")
- 18:35, 28 January 2014 (diff | hist) . . (0) . . N File:Sandstorm layout.png (current)
- 18:29, 28 January 2014 (diff | hist) . . (+3,203) . . N A Multiview Synthesis Core in 65 nm CMOS (Created page with "thumb|600px|Left: CAD Rendering/photograph of the chip. Right: Rendering concept. Based on the input data, 8 warps are generated. ==Short Des...")
- 18:28, 28 January 2014 (diff | hist) . . (0) . . N File:Madmax explanations.png (current)
- 18:22, 28 January 2014 (diff | hist) . . (+18) . . Putting Together What Fits Together - GrÆStl
- 18:21, 28 January 2014 (diff | hist) . . (+512) . . Real-time View Synthesis using Image Domain Warping
- 18:17, 28 January 2014 (diff | hist) . . (+2,405) . . N Real-time View Synthesis using Image Domain Warping (Created page with "File:Warping example.png|thumb|600px|Aspect ratio retargeting example illustrating the image domain warping steps: from an initial regular grid, we generate a spatially-vary...")
- 18:16, 28 January 2014 (diff | hist) . . (+229) . . N File:Warping example.png (Aspect ratio retargeting example illustrating the image domain warping steps: from an initial regular grid, we generate a spatially-varying warp grid that is used to warp the image. Original image: Courtesy of Andrew Malone (CC).) (current)
- 17:27, 28 January 2014 (diff | hist) . . (+2,579) . . N Category:Qcrypt (Created page with "==Secure High-Speed Communication based on Quantum Key Distribution== Today’s information society relies heavily on storing and transferring data in digital form. Cryptograp...") (current)
- 17:22, 28 January 2014 (diff | hist) . . (+2,887) . . N High-Throughput Authenticated Encryption Architectures based on Block Ciphers (Created page with "thumb|500px|Block diagram illustrating the OCB-Serpent architecture with four fully-unrolled Serpent cores. ==Short Description== In orde...")
- 17:21, 28 January 2014 (diff | hist) . . (+95) . . N File:Serpent high throughput.png (Block diagram illustrating the OCB-Serpent architecture with four fully-unrolled Serpent cores.) (current)
- 17:12, 28 January 2014 (diff | hist) . . (+2,529) . . N Quantum Key Secured 100 Gbit/s Payload Encryption and its High-Speed Network Interfaces (Created page with "File:3D board of qcrypt.png|thumb|500px|This picture shows a 3D model of the new version of the PCB. All network connections are now located on the top side of the board, ma...")
- 17:10, 28 January 2014 (diff | hist) . . (+177) . . N File:3D board of qcrypt.png (This picture shows a 3D model of the new version of the PCB. All network connections are now located on the top side of the board, making it suitable for dense housing in racks.) (current)
- 16:29, 28 January 2014 (diff | hist) . . (+2,829) . . N Putting Together What Fits Together - GrÆStl (Created page with "File:Graestl.png|thumb|500px|Top: FPGA floorplan containing the microprocessor and the GrÆStl cryptographic co-processor. Bottom: Photo of the manufactured Chameleon chip, ...")
- 16:29, 28 January 2014 (diff | hist) . . (+194) . . N File:Graestl.png (Top: FPGA floorplan containing the microprocessor and the GrÆStl cryptographic co-processor. Bottom: Photo of the manufactured Chameleon chip, hosting a separate AES/Grøstl design and GrÆStl.) (current)
- 16:17, 28 January 2014 (diff | hist) . . (+122) . . SHAre - An application Specific Instruction Set Processor for SHA-2/3
- 16:15, 28 January 2014 (diff | hist) . . (+1,948) . . N SHAre - An application Specific Instruction Set Processor for SHA-2/3 (Created page with "thumb|500px|Simplified block diagram of the ASIP architecture, called SHAre, supporting the SHA-2 and SHA-3 hash algorithm standards. ===Pers...")
- 16:13, 28 January 2014 (diff | hist) . . (+11) . . N Category:IISSI (Created page with "KTI Project") (current)
- 16:11, 28 January 2014 (diff | hist) . . (+121) . . N File:Share block diagram.png (Simplified block diagram of the ASIP architecture, called SHAre, supporting the SHA-2 and SHA-3 hash algorithm standards.) (current)
- 17:34, 27 January 2014 (diff | hist) . . (+364) . . N User:Mandrea (Created page with "==Andrea Marongiu== He is from Milano ==Interests== * Winter sports, kayaking, arctic expeditions ==Contact Information== * '''Office''': ETZ J68.1 * '''e-mail''': [mailto:a...")
- 17:31, 27 January 2014 (diff | hist) . . (+326) . . N User:Pullinia (Created page with "==Antonio Pullini== ==Interests== * Pretty girls from Roma ==Contact Information== * '''Office''': ETZ J68.1 * '''e-mail''': [mailto:pullinia@ee.ethz.ch pullinia@iis.ee.ethz...")
- 18:31, 24 January 2014 (diff | hist) . . (+416) . . N User:Gautschi (Created page with "==Michael Gautschi== Fan of ZSC ==Interests== * Digital design, design flows, ASIC design * Computer architecture, microprocessors ==Contact Information== * '''Office''': ET...")
(newest | oldest) View (newer 50 | older 50) (20 | 50 | 100 | 250 | 500)