Personal tools

Search results

From iis-projects

Jump to: navigation, search
  • ...er, there is a lot of functionality which will never be used in the target system and it is therefore not necessary to maintain all this functionality. Remov ...of sensor and letting the processor process the sensed data, or running a software on the processor which controls a FPGA board or some other chip through the
    10 KB (1,669 words) - 19:01, 30 January 2014
  • [[Category:System on Chips for IoTs]] [[Category:Biomedical System on Chips]]
    4 KB (397 words) - 15:44, 14 February 2023
  • ...ure in such a way that later studies will allow '''ML-based control of the system'''. ...architecture is to be designed in such a way that ML-based control of the system is possible.
    6 KB (741 words) - 18:14, 21 July 2023
  • the student will combine the IIS PHY with OsmocomBB software to build The IIS 2G testbed has no operating system (OS) running on
    3 KB (421 words) - 10:40, 6 November 2017
  • ...data over a wireless link. Some of these system even include an actuation system, which reacts depending on the captured data. ...nnected and operate and act collaboratively it is called a 'cyper-physical system' (CPS).
    3 KB (418 words) - 11:24, 10 November 2017
  • ...less link, e.g., to a PC or tablet running a visualization or data capture software. Although the wireless and battery-powered nature of this system reduces the impact of mains interference, its amplitude might nonetheless b
    2 KB (280 words) - 10:54, 10 March 2015
  • ...d (PCB) that implements the subtractive synthesizer. Finally, Raspberry Pi software must be developed in order to control the synthesizer's parameters in real- [[Category:System on Chips for IoTs]]
    5 KB (597 words) - 12:56, 4 December 2021
  • [[File:Setup of OsmoPHY together with RX board.png|thumb|Top: Software architecture of the MatPHY framework. Bottom: Setup of MatPHY together with ...upper layers of the OsmocomBB GSM protocol stack. The functionality of the system is verified with a testbed comprising a base station and a receiver board w
    3 KB (360 words) - 14:14, 27 May 2015
  • ...ssor and the unit where RLC blocks are processed for IR is attached to the system processor. The decoding of the RLC blocks takes place on a PHY Digital Sign ...ss Innovation Forum European Conference on Communications Technologies and Software Defined Radio (SDR-WInnComm-Europe 2013)'', pages 21–26, Munich, Germany,
    3 KB (397 words) - 14:12, 27 May 2015
  • ...sor and actuator networks (WSANs) possible. These networks are distributed system consisting of nodes with sensors, intelligence and actuator interconnected ...e power consumption reduction, reliability, functionality and optimize the system.
    3 KB (487 words) - 12:02, 27 January 2016
  • ...a low power radio wake up receiver can reduce the power consumption of the system while still keeping its response time low. Another role of the wake-up radi ...and receiver and it could include . Measurements on the performance of the system will be performed from the students in order to evaluate the distance, powe
    4 KB (613 words) - 19:54, 9 February 2015
  • ...ices while still keeping its wake up time low. Another role of the wake-up system is that based on "intelligence" to select a specific device which has to be ...and receiver and it could include . Measurements on the performance of the system will be performed from the students in order to evaluate the distance, powe
    3 KB (515 words) - 19:55, 9 February 2015
  • ...o experienced students) comprises the implementation of such a measurement system. Possible approaches include a cross-correlating spectrum analyzer or the u : 20% Software Implementation
    2 KB (251 words) - 20:06, 17 February 2015
  • ...uld be to evaluate and integrate this camera into a working scene labeling system [[http://dl.acm.org/citation.cfm?id=2744788 paper]] and would be very diver * create a software interface to read the imaging data from the camera
    6 KB (941 words) - 11:29, 5 February 2016
  • [[File:Android Software Design.jpg|thumb]] ...processing for, e.g., heart-beat rate read-out in an ECG is desirable. The software should further include a GUI for the configuration of the data acquisition
    2 KB (278 words) - 16:57, 12 July 2022
  • [[File:pulp_block_diag.png|thumb|400px|Basic block diagram of a PULP system.]] ...d Systems] (EEES) group of UNIBO to develop an open, scalable Hardware and Software research platform with the goal to break the pJ/op barrier within a power e
    10 KB (1,563 words) - 10:09, 19 August 2022
  • [[Category:System Design]] [[Category:Software]]
    3 KB (449 words) - 12:12, 4 November 2019
  • ...r OpenRISC core with the following capabilities so that a standalone small system can be designed that can directly interface with various sensors and can co : For low power operations, we would like to shutdown most of the system including the processor, and wait until there is an event that requires the
    4 KB (667 words) - 15:23, 23 December 2016
  • In recent years reseach works shows that thermal evolution of a multicore system can be effectively modelled with linear state-space representation enabling ...will then be part of a larger system and be part of the thermal management system. In this project the goal is to implement a novel MPC algorithm in hardware
    3 KB (456 words) - 08:35, 20 January 2021
  • ...s an heterogeneous thermal profile which is highly dependent on the actual system usage. As a matter of fact today and future mobile devices are thermally li ...thermal model can be directly identified from the target device by mean of system identification and self-calibrating routines.
    3 KB (452 words) - 11:03, 10 February 2015
  • : 20% Software Development, 60% FPGA Development & Verification : or 80% software development
    3 KB (408 words) - 13:17, 5 February 2016
  • ...der to facilitate a cost-effective network upgrade that is based solely on software upgrade without the need for replacing the operator's network equipment. ...tionality of a standard-compliant physical layer of a mobile communication system. Possibly, the student can also investigate and analyze an interesting perf
    1 KB (159 words) - 11:16, 23 September 2016
  • ...the first EC-GSM capable transmitter implementation worldwide (except for software defined prototypes). [1] ''Cellular system support for ultra-low complexity and low throughput Internet of Things (CIo
    3 KB (384 words) - 16:41, 17 July 2016
  • [[Category:Digital]] [[Category:Software]] [[Category:Completed]] [[Category:Semester Thesis]] [[Category:Lukasc]] [ [[Category:Digital]] [[Category:System Design]]
    5 KB (707 words) - 11:22, 5 February 2016
  • ...erogeneous uniform memory access (hUMA) as envisioned by the Heterogeneous System Architecture (HSA) foundation, their low-power counterparts targeting the e ...L1 scratchpad memory, and the shared main memory to optimally exploit the system's memory hierarchy and to achieve high performance.
    5 KB (716 words) - 13:43, 29 November 2019
  • ...an ethernet adapter. As opposed to an ASIC project, such FPGA and hardware-software codesign work is much more applicable in industry and less constrained in t ...to programmable logic and design an entire hetergeneous system using with software, FPGA fabric and hardwired interfaces.
    8 KB (1,197 words) - 18:18, 29 August 2016
  • ...erogeneous uniform memory access (hUMA) as envisioned by the Heterogeneous System Architecture (HSA) foundation, their low-power counterparts targeting the e ...ators into embedded heterogeneous SoCs. We have developed a mixed hardware/software solution to enable lightweight virtual memory support for many-core acceler
    4 KB (585 words) - 17:57, 7 November 2017
  • ...erogeneous uniform memory access (hUMA) as envisioned by the Heterogeneous System Architecture (HSA) foundation, their low-power counterparts targeting the e ...ators into embedded heterogeneous SoCs. We have developed a mixed hardware/software solution to enable lightweight virtual memory support for many-core acceler
    4 KB (554 words) - 17:57, 7 November 2017
  • ...ther important results will be provided by the combination of hardware and software co-design to achieve the ambitious goal of placing the smart sensor never r ...classification accuracy and energy efficiency and to further optimize the system.
    6 KB (774 words) - 08:36, 23 November 2022
  • [[Category:System Design]] [[Category:System Design]]
    4 KB (471 words) - 11:13, 3 May 2018
  • ...classification accuracy and energy efficiency and to further optimize the system. : Interest in Computer Architectures at system level
    3 KB (448 words) - 11:59, 28 July 2015
  • ...hose in our prototype, and otherwise improve it by building a more compact system, adding communication capabilities to transmit suspicious cases to a remote [[Category:Digital]] [[Category:System]] [[Category:Semester Thesis]] [[Category:Group Work]]
    8 KB (1,176 words) - 16:26, 30 October 2020
  • ...essing system on the Xilinx Zynq platform, and establish the corresponding software interface. : Matlab, C++, VHDL or System Verilog
    4 KB (542 words) - 12:39, 1 June 2017
  • ...ill be performed, with the main goal to develop the complete data-grabbing software and perform real-world tests in collaboration with SLF Davos. [[Category:System Design]]
    2 KB (340 words) - 11:55, 21 August 2018
  • [[File:origami-fpga-system.png|400px|thumb]] ...o finish the processing pipeline (activation, pooling), and completing the system by connecting a camera or loading a video stream and displaying the results
    3 KB (397 words) - 18:17, 29 August 2016
  • <!--[[File:origami-fpga-system.png|400px|thumb]] --> ...emester Thesis]] [[Category:Master Thesis]] [[Category:Lukasc]] [[Category:Software]] [[Category:2016]]
    2 KB (285 words) - 18:16, 29 August 2016
  • [[Category:Software]] [[Category:System]] [[Category:Completed]] [[Category:Semester Thesis]] [[Category:2016]] * Interest in computer vision and system engineering
    5 KB (747 words) - 18:04, 29 August 2016
  • • Experience in software engineering for embedded systems [[Category:System Design]]
    3 KB (426 words) - 11:41, 21 July 2017
  • ...wn approach to improve the overall performance of a wireless communication system. The underlying principle is to feed back soft information from the channel [[Category:System Design]]
    3 KB (450 words) - 11:43, 13 November 2018
  • ...w evaluation platform based on the Juno ARM Development Platform [3]. This system combines a modern ARMv8 multicluster CPU with a Xilinx Virtex-7 XC7V2000T F : VHDL/System Verilog, C
    5 KB (711 words) - 10:27, 5 November 2019
  • [[Category:System Design]] [[Category:Software]]
    3 KB (402 words) - 15:31, 13 April 2016
  • [[Category:System Design]] [[Category:Software]]
    3 KB (418 words) - 14:01, 13 November 2020
  • ...he available NB-IoT-baseband implementation. This step includes a hardware-software co-design in which part of the algorithm will be mapped onto a PULP process : 40% Hardware/Software Co-Design (Programming in HDL and C)
    4 KB (555 words) - 16:36, 23 May 2018
  • ...ators into embedded heterogeneous SoCs. We have developed a mixed hardware/software solution to enable lightweight virtual memory support for many-core acceler ...latform [3]. In a first step, the page table walker will be implemented in software as part of the kernel-level driver module. After verifying and profiling th
    5 KB (712 words) - 17:57, 7 November 2017
  • ...ngs of arbitrary size, independent of the page size of the Linux operating system running on the host CPU. In a student project [4], a second, set-associativ ...and give access to it to user-space applications through, e.g., an mmap() system call. Ideally, all data shared with the accelerator is placed in this secti
    6 KB (866 words) - 13:43, 29 November 2019
  • [[Category:Energy Efficient Autonomous UAVs]] [[Category:Software]] [[Category:Digital]] [[Category:PULP]] [[Category:Completed]] [[Category: * synthesis scripts & relevant software models developed for verification
    6 KB (828 words) - 16:26, 20 February 2018
  • ...sor and actuator networks (WSANs) possible. These networks are distributed system consisting of nodes with sensors, intelligence and actuator interconnected ...e power consumption reduction, reliability, functionality and optimize the system.
    4 KB (571 words) - 21:42, 30 July 2018
  • ..., televisions, pc among others. The main goal is to achieve an intelligent system that process the data from one or more sensors to understand the context an ...classification accuracy and energy efficiency and to further optimize the system.
    5 KB (669 words) - 17:22, 31 January 2018
  • ...sor and actuator networks (WSANs) possible. These networks are distributed system consisting of nodes with sensors interconnected by wireless links. We want ...e power consumption reduction, reliability, functionality and optimize the system.
    5 KB (617 words) - 16:22, 27 February 2018
  • ...ard-FPGA and to implement the control sidechannel interface to the backend system (a PC in our case). * Design an interface/API such that the firmware can talk to the backend system (UART based)
    3 KB (458 words) - 20:51, 12 November 2020

View (previous 50 | next 50) (20 | 50 | 100 | 250 | 500)