User:Sarjmandpour
From iis-projects
The printable version is no longer supported and may have rendering errors. Please update your browser bookmarks and please use the default browser print function instead.
Sina Arjmandpour
Interests
My research focuses on Analog/ Mixed signal circuit design, specifically in All digital PLLs and SERDES circuits. My current research is designing low-power wireline transceivers for IOT applications. I previously designed both analog and All digital PLL as well.
Contact Information
- Office: ETZ J88
- e-mail: sarjmandpour@iis.ee.ethz.ch
- phone: +41 44 632 82 21
- www: IIS Homepage