User:Paulsc

Paul Scheffler

I received my B.Sc. and M.Sc in electrical engineering from ETH Zürich in 2018 and 2020, respectively, where I am currently pursuing a Ph.D. degree under the Digital Circuits and Systems group of Prof. Luca Benini.

My current research interests include

• Energy-efficient high-performance SoCs
• Manycore systems
• Sparse computing.

If any of these sound interesting to you, do not hesitate to contact me or come by my office! We are always looking for motivated students and interesting ideas. You can find some currently available projects below.

Contact

• e-mail: paulsc@iis.ee.ethz.ch
• phone: +41 44 632 09 15
• office: ETZ J85

Projects

Available Projects

• Evaluating memory access pattern specializations in OoO, server-grade cores (M)
• Exploration and Hardware Acceleration of Intra-Layer Mixed-Precision QNNs
• Extension and Evaluation of TinyDMA (1-2S/B/2-3G)
• IP-Based SoC Generation and Configuration (1-3S/B)

Projects In Progress

• Streaming Integer Extensions for Snitch (M/1-2S)
• A Unified Compute Kernel Library for Snitch (1-2S)
• Augmenting Our IPs with AXI Stream Extensions (M/1-2S)
• Implementing DSP Instructions in Banshee (1S)

Completed Projects

• Enhancing our DMA Engine with Vector Processing Capabilities (1-2S/B)
• Efficient Memory Stream Handling in RISC-V-based Systems (M/1-2S)
• Ottocore: A Minimal RISC-V Core Designed for Teaching (B/2G)
• LLVM and DaCe for Snitch (1-2S)
• Bringup and Evaluation of an Energy-efficient Heterogeneous Manycore Compute Platform (1-2S)
• An RPC DRAM Implementation for Energy-Efficient ASICs (1-2S)
• A Snitch-Based SoC on iCE40 FPGAs (1-2S/B)
• A Flexible Peripheral System for High-Performance Systems on Chip (M)
• A Snitch-based Compute Accelerator for HERO (M/1-2S)