Difference between revisions of "Non-blocking Algorithms in Real-Time Operating Systems"
m (Balasr moved page Non-blocking Algorithms in real-time Operating Systems to Non-blocking Algorithms in Real-Time Operating Systems)
Revision as of 20:37, 19 November 2021
- Type: Master Thesis, Semester Thesis
- Professor: Prof. Dr. L. Benini
Interrupt latency and jitter is an important criterion for real-time schedulability. There are various ways to keep interrupt latency low. On the hardware-level, you can make sure that they can quickly propagate to the processor by moving parts that are slow such as the handshaking into hardware and provide features such as efficient interrupt nesting to allow high priority interrupts to get the highest attention. On the software-level you try to keep interrupt handling routines and critical sections as short as possible. In fact, the maximum interrupt latency (the worst-case) is largely determined by the method the OS uses for interrupt handling. For example, you usually disable interrupts to protect critical sections. This is necessary, because the interrupt could cause the interrupt handler or another task that might get scheduled to modify the same data structure protected by the critical section. Effectively, the critical section extends the worst-case interrupt latency by the number of cycles it takes to execute said piece of code. Non-blocking algorithms    do away with critical sections and instead use atomic read-modify-write primitives directly. This consequently reduces the worst-case interrupt latency.
The goal of this project is to look at data structures and task communication primitives used in FreeRTOS  , an open-source real-time operating system (RTOS) used by Amazon, and determine how they use critical sections. Turn these algorithms into non-blocking versions.
We have some algorithms such as a non-blocking queue already available which can serve as a starting point. As development platform ControlPULP, a version of PULP    compromising a single RISC-V controller core and eigh RISC-V accelerator cores extended to support real-time applications, can be used. Programs can be run either on an FPGA implementation thereof or in RTL simulations.
Measure the performance impact, interrupt latency and jitter.
- 20% Literature / architecture review
- 60% Low-level C programming
- 20% Evaluation
- Strong interest in computer architecture
- Experience with low-level programming in C
- Experience with Operating Systems
 FreeRTOS for PULP based systems (GitHub repository)
 PULP (GitHub repository)