List of redirects
From iis-projects
Showing below up to 50 results in range #101 to #150.
View (previous 50 | next 50) (20 | 50 | 100 | 250 | 500)
- Optimal routing for 2D Mesh-based Analog Compute-In-Memory Accelerator Architecture → Optimal routing for 2D Mesh-based Analog Compute-In-Memory Accelerator Architecture (IBM-Zurich)
- Optimization of a Binary Feature Extraction Core using Approximation → Accelerator for Boosted Binary Features
- OsmoPHY: An Open-Source Physical Layer Development Framework → MatPHY: An Open-Source Physical Layer Development Framework
- Outdated pitches → Category:Outdated pitches
- Parallel bandstructure calculation of nanostructures → Investigation of Metal Diffusion in Oxides for CBRAM Applications
- Peak-to-average power reduction → Peak-to-average power Reduction
- Physical Implementation of MemPool, PULP's Manycore System → Physical Implementation of MemPool, PULP's Manycore System (1M/1-2S)
- Quest for the smallest Turing-complete core (2-3G) → Ottocore: A Minimal RISC-V Core Designed for Teaching (B/2G)
- RF SoCs → RF SoCs for the Internet of Things
- RF SoCs for the Internet of Things → Wireless Communication Systems for the IoT
- RISC-V based Implementation of Secure Ranging → RISC-V based Implementation of Secure Ranging According to IEEE 802.15.4z UWB
- Radiation Testing Board → Radiation Testing of a PULP ASIC
- RazorEDGE → RazorEDGE: An Evolved EDGE DBB ASIC
- RazorEDGE: An Evolved EDGE PHY ASIC → RazorEDGE: An Evolved EDGE DBB ASIC
- Runtime partitioning of L1 memory in Mempool → Runtime partitioning of L1 memory in Mempool (1-2S/B)
- Runtime partitioning of L1 memory in Mempool (1-2S/B) → Runtime partitioning of L1 memory in Mempool (M)
- SSR combined with FREP in LLVM/Clang (M/1-3S) → LLVM and DaCe for Snitch (1-2S)
- Self Powered Radioactivity Sensor Nodes → Gomeza old project2
- Simulation of novel solar cell architectures for higher energy efficiency → Development of an efficient algorithm for quantum transport codes
- Simulation of the optical properties of nanostructured solar cells → Ab-initio modeling of ballistic thermal transport
- Snitch meets iCE40 (1-2S/B) → A Snitch-Based SoC on iCE40 FPGAs (1-2S/B)
- Source contact engineering in 2D materials MOSFET to achieve sub-60 mV/decade transistors → Electrothermal characterization of van der Waals Heterostructures with a partial overlap
- Stable nonvolatile resistance switching (NVRS) in single-layer 2D Materials → Nanoscale Hybrid III-V Plasmonic Laser for Low-Power Photonic ICs
- StoneEDGE → StoneEDGE: An Evolved EDGE PHY ASIC
- StoneEDGE: An Evolved EDGE PHY ASIC → StoneEDGE: An EC-GSM-IoT and Evolved EDGE PHY ASIC
- Streaming Integer Extensions for Snitch (M) → Streaming Integer Extensions for Snitch (M/1-2S)
- System Analysis and VLSI Design of LTE Cat-M Baseband Processing → System Analysis and VLSI Design of LTE NB-IoT Baseband Processing
- System Analysis and VLSI Design of LTE NB-IoT Baseband Processing → System Analysis and VLSI Design of NB-IoT Baseband Processing
- System on Chips for IoTs → RF SoCs for the Internet of Things
- Towards Self Sustainable UAV → Towards Self Sustainable UAVs
- Tracer Debugger for custom RISC-V Core → Trace Debugger for custom RISC-V Core
- Training and Deploying Next-Generation Neural Networks on Microcontrollers → Training and Deploying Next-Generation Quantized Neural Networks on Microcontrollers
- Training and Deploying Tiny Mixed-Precision Networks → Training and Deploying Next-Generation Neural Networks on Microcontrollers
- Transmitter and Testbed Development for TD-SCDMA → Digital Transmitter Mobile Communications
- Universal Stream Semantic Registers for Snitch (1S) → Streaming Integer Extensions for Snitch (M)
- Using piezoelectricity in monolayer 2D materials to build future nanoscale devices → Characterization techniques for silicon photonics
- VLSI Implementation of a Channel Shortener → VLSI Implementation of a Low-Complexity Channel Shortener for 2G EC-GSM-IoT and Evolved EDGE
- Voice Codec High Level Synthesis → Digital Audio High Level Synthesis
- WCDMA/HSPA+ Modem System Design, Implementation, and Testing → WCDMA/HSPA+ Synchronization System Design, Implementation, and Testing
- Zksnark → Elliptic Curve Accelerator for zkSNARKS
- User:Aguacil → Taimir Aguacil
- User:Akurth → Andreas Kurth
- User:Badawi → Karim Badawi
- User:Balasr → Robert Balas
- User:Belfanti → Sandro Belfanti
- User:Chrikell → Christoph Keller
- User:Cleitne → Christoph Leitner
- User:Cosandre → Andrea Cossettini
- User:Felber → Norbert Felber
- User:Fschuiki → Fabian Schuiki
