Search results

Create the page "Interconnect" on this wiki! See also the search results found.

Page title matches

• Scalable Heterogeneous L1 Memory Interconnect for Smart Accelerator Coupling in Ultra-Low Power Multicores
  ...nsically attractive. In this thesis, you will design a novel heterogeneous interconnect for the PULP system to connect high-throughput hardware accelerators to ...ore scalable and efficient way than what is currently possible. The new L1 interconnect will be tested together with a state-of-the-art accelerator for Binary Neur
  7 KB (961 words) - 21:21, 29 January 2019
• Designing a Fault-Tolerant On-Chip Interconnect (1-2S/M)
  <!-- Designing a Fault-Tolerant On-Chip Interconnect (1-2S/M) --> ...d and protected, the fabric holding everything together, the communication interconnect, has not been thoroughly analyzed yet.
  1 KB (165 words) - 17:19, 13 November 2023

Page text matches

• Ultra-low power processor design
  ...ed as common storage for data, which can be accessed through a low-latency interconnect arbitration unit. Inter-cluster communication and direct memory access(DMA)
  10 KB (1,669 words) - 19:01, 30 January 2014
• Variability Tolerant Ultra Low Power Cluster
  will design HW extensions to enhance the different component (Interconnect,
  3 KB (409 words) - 10:52, 27 March 2014
• Modeling FlooNoC in GVSoC (S/M)
  [[Category:Interconnect]]
  4 KB (520 words) - 15:15, 4 December 2023
• Scalable Heterogeneous L1 Memory Interconnect for Smart Accelerator Coupling in Ultra-Low Power Multicores
  ...nsically attractive. In this thesis, you will design a novel heterogeneous interconnect for the PULP system to connect high-throughput hardware accelerators to ...ore scalable and efficient way than what is currently possible. The new L1 interconnect will be tested together with a state-of-the-art accelerator for Binary Neur
  7 KB (961 words) - 21:21, 29 January 2019
• A Flexible Peripheral System for High-Performance Systems on Chip (M)
  ...is very fragmented, monolithic, and specifically tailored to a PULP-style interconnect and memory system, making it unsuitable for unrelated SoCs. ...mandatory core functionality, enabling their reuse with a wide variety of interconnect and memory systems and accommodating a wider variety of peripherals. [[#fig
  11 KB (1,675 words) - 15:40, 15 March 2021
• Software-Defined Paging in the Snitch Cluster (2-3S)
  ** A translation stage in the scratchpad interconnect checking page indices against a TLB-like structure.
  4 KB (563 words) - 20:08, 15 February 2021
• MemPool on HERO (1S)
  ...ntial features such as sleep, and wake-up behavior of the cores and an AXI interconnect to connect to control registers or L2 memory. The project’s first step wi
  6 KB (902 words) - 19:07, 20 January 2021
• Efficient Synchronization of Manycore Systems (M/1S)
  ...ajor drawback is their need for polling, which increases congestion in the interconnect, wastes energy, and can interfere with the thread holding the lock, slowing Naturally, such an instruction requires the support of the interconnect and the memory system. We recently developed and published ATomic UNit (ATU
  12 KB (1,864 words) - 12:08, 29 August 2022
• Transforming MemPool into a CGRA (M)
  ...beginning. Using the cores’ L1 memory as queues, we can emulate the mesh interconnect with concurrent software queues. Therefore, this thesis will first focus on ==== Mesh interconnect ====
  13 KB (1,887 words) - 15:51, 17 November 2021
• Fast Simulation of Manycore Systems (1S)
  ...enini, “MemPool: A shared-L1 memory many-core cluster with a low-latency interconnect,” in ''2021 design, automation, and test in europe conference and exhibit
  10 KB (1,434 words) - 17:20, 2 August 2021
• Implementation of a Small and Energy-Efficient RISC-V-based Vector Accelerator (1M)
  ...the cores' accesses local, reducing the latency and the load on the global interconnect. ...Benini, "MemPool: A Shared-L1 Memory Many-Core Cluster with a Low-Latency Interconnect," dec 2020. [Online]. Available: http://arxiv.org/abs/2012.02973
  11 KB (1,609 words) - 10:00, 30 June 2022
• Augmenting Our IPs with AXI Stream Extensions (M/1-2S)
  In this project, you will extend some of our existing core, interconnect, and memory IPs to properly handle our AXI4 stream extensions. We will firs * Our existing AXI4 interconnect IP suite [4] (crossbars, buffers, converters, serializers, ...)
  3 KB (431 words) - 16:13, 6 November 2022
• Implementing DSP Instructions in Banshee (1S)
  ...pan>: A shared-<span>L1</span> memory many-core cluster with a low-latency interconnect,”</span> in ''2021 design, automation, and test in europe conference and
  10 KB (1,428 words) - 13:31, 27 October 2022
• Peripheral Event Linking System for Real-time Capable Energy Efficient SoCs
  ...erals for integration. Furthermore the IP should leverage the existing SoC interconnect for communication with the peripheral and the existing interrupt control in * Get familiar with PULPissimo architecture in particular the SoC interconnect and the interrupt system.
  8 KB (1,127 words) - 19:54, 1 March 2023
• Extension and Evaluation of TinyDMA (1-2S/B/2-3G)
  ...features the bare minimum hardware required to transport data over an AXI4 interconnect. This simplicity comes at a price: the legalization of the AXI transfers mu
  2 KB (312 words) - 09:35, 3 November 2023
• Development of statistics and contention monitoring unit for PULP
  ...d extending the shared functional unit block (FUB) design itself, e.g. the interconnect or memory controller, but rather to introduce an '''external unit''' while ...(I$), and communicate with a TCDM memory through a low-latency logarithmic interconnect.
  6 KB (869 words) - 14:47, 7 July 2023
• Implementing Configurable Dual-Core Redundancy
  ...enini, “MemPool: A shared-L1 memory many-core cluster with a low-latency interconnect,” in ''2021 design, automation, and test in europe conference and exhibit
  4 KB (497 words) - 14:15, 29 June 2023
• Runtime partitioning of L1 memory in Mempool (M)
  ...enini, “MemPool: A shared-L1 memory many-core cluster with a low-latency interconnect,” in ''2021 design, automation, and test in europe conference and exhibit
  3 KB (490 words) - 10:38, 2 November 2023
• Enabling Efficient Systolic Execution on MemPool (M)
  ...pan>: A shared-<span>L1</span> memory many-core cluster with a low-latency interconnect,”</span> in ''2021 design, automation, and test in europe conference and
  3 KB (422 words) - 10:39, 2 November 2023
• Towards a Technology-independent and Synthesizable AXI4 Performance Monitoring and Throttling Unit (1-2S)
  ...urce AMBA AXI4 implementation. So far we focused on creating synthesizable interconnect IPs and non-synthesizable verification and monitoring IPs. This approach wo
  2 KB (335 words) - 13:58, 27 October 2022

View (previous 20 | next 20) (20 | 50 | 100 | 250 | 500)