Personal tools

Search results

From iis-projects

Jump to: navigation, search

Create the page "MemPool" on this wiki! See also the search results found.

Page title matches

Page text matches

  • PULP
    * [http://asic.ethz.ch/2021/Minpool.html Minpool] Smaller scale Mempool implementation with 16 Snitch cores
    10 KB (1,563 words) - 10:09, 19 August 2022
  • Manycore System on FPGA (M/S/G)
    [[Category:MemPool]] ...only five cycles. Therefore, all cores can efficiently communicate, making MemPool suitable for various workloads and easy to program.
    8 KB (1,319 words) - 10:41, 6 July 2021
  • Physical Implementation of MemPool, PULP's Manycore System (1M/1-2S)
    At IIS, PULP's many-core system is MemPool, which integrates 256 Snitch cores and 1MiB of shared-L1 memory. Because of this, placing-and-routing MemPool was a unique experience, which required diving deep into the technology pro
    8 KB (1,196 words) - 10:41, 6 July 2021
  • Physical Implementation of MemPool, PULP's Manycore System
    #REDIRECT [[Physical Implementation of MemPool, PULP's Manycore System (1M/1-2S)]]
    82 bytes (11 words) - 17:40, 2 November 2020
  • MemPool on HERO (1S)
    Another PMCA developed at IIS is MemPool [4]. It consists of 256 lightweight 32-bit RISC-V cores developed at ETH Zu The goal of the project is to integrate the MemPool cluster into HERO. The project can be divided into the following milestones
    6 KB (902 words) - 19:07, 20 January 2021
  • ISA extensions in the Snitch Processor for Signal Processing (M)
    ...vision instructions, or with custom user extensions. The processor used in MemPool is Snitch, a lightweight 32-bit RISC-V core developed at ETH Zurich [<nowi The goal of the project is to extend Snitch, or more general the MemPool system, with custom instructions tailored towards image signal processing.
    9 KB (1,311 words) - 00:08, 13 March 2021
  • Efficient Synchronization of Manycore Systems (M/1S)
    ...her system components as well. The extended ATUN has to be integrated into MemPool, our manycore system that can boast up to 256 cores.
    12 KB (1,864 words) - 12:08, 29 August 2022
  • Transforming MemPool into a CGRA (M)
    <!-- Transforming MemPool into a CGRA (M) --> [[Category:MemPool]]
    13 KB (1,887 words) - 15:51, 17 November 2021
  • Fast Simulation of Manycore Systems (1S)
    ...most five cycles. Therefore, all cores can efficiently communicate, making MemPool suitable for various workloads and easy to program. ...be explored. Furthermore, the problem is only becoming worse when scaling MemPool even further to thousands of cores.
    10 KB (1,434 words) - 17:20, 2 August 2021
  • Implementation of a Small and Energy-Efficient RISC-V-based Vector Accelerator (1M)
    ...most five cycles. Therefore, all cores can efficiently communicate, making MemPool suitable for various workloads. Programming MemPool presents some challenges.
    11 KB (1,609 words) - 10:00, 30 June 2022
  • Implementing DSP Instructions in Banshee (1S)
    ...ing MemPool suitable for various workloads and easy to program. To improve MemPool’s performance, we have recently added a custom ISA extension with special * '''Implement MemPool’s instructions in Banshee'''
    10 KB (1,428 words) - 13:31, 27 October 2022
  • Streaming Integer Extensions for Snitch (M/1-2S)
    .../main/hardware/deps/snitch/src/snitch_ipu.sv Snitch IPU accelerator in the MemPool many-core system] (GitHub repository)
    6 KB (770 words) - 14:19, 15 September 2022
  • Spatz grows wings: Physical Implementation of a Vector-Powered Manycore System (2S)
    ...most five cycles. Therefore, all cores can efficiently communicate, making MemPool suitable for various workloads. ...rformance and energy efficiency. For an area increase of 26%, we increased MemPool's performance by 70% and its energy efficiency by 116%. This shows the rele
    8 KB (1,239 words) - 12:36, 29 January 2024
  • Running Rust on PULP
    ...e) allows for easy testing outside of hardware simulation. Furthermore, as MemPool offers many cores, an important focus will also be to leverage these cores
    2 KB (311 words) - 14:14, 29 June 2023
  • Marco Bertuletti
    I work on the implementation of 5G physical uplink shared channel on Mempool and Terapool. These two IIS born manycore architectures have respectively 2
    2 KB (204 words) - 11:29, 23 December 2023
  • Implementing Configurable Dual-Core Redundancy
    ...most five cycles. Therefore, all cores can efficiently communicate, making MemPool suitable for various workloads and easy to program. ...implement configurable Dual Modular Redundancy at the core-level within a MemPool cluster, allowing a single tile to switch between a 4-core or a reliable 2-
    4 KB (497 words) - 14:15, 29 June 2023
  • Runtime partitioning of L1 memory in Mempool (1-2S/B)
    #REDIRECT [[Runtime partitioning of L1 memory in Mempool (M)]]
    62 bytes (9 words) - 10:38, 2 November 2023
  • Runtime partitioning of L1 memory in Mempool (M)
    <!-- Runtime partitioning of L1 memory in Mempool (M) --> MemPool [[#ref-Cavalcante2020|&#91;1&#93;]] is a IIS-born many-core system, having
    3 KB (490 words) - 10:38, 2 November 2023
  • Enabling Efficient Systolic Execution on MemPool (M)
    <!-- Enabling Efficient Systolic Execution on MemPool (M) --> ...on occurs. This implements efficient communication among all cores, making MemPool suitable for various workload domains and easy to program.
    3 KB (422 words) - 10:39, 2 November 2023
  • All the flavours of FFT on MemPool (1-2S/B)
    <!-- All the flavours of FFT on MemPool (1-2S/B) --> MemPool [[#ref-Cavalcante2020|&#91;1&#93;]] is a IIS-born many-core system, having
    3 KB (460 words) - 18:54, 9 November 2022

View (previous 20 | next 20) (20 | 50 | 100 | 250 | 500)

Retrieved from "http://iis-projects.ee.ethz.ch/index.php?title=Special:Search"