Pages with the most revisions
From iis-projects
Showing below up to 50 results in range #201 to #250.
View (previous 50 | next 50) (20 | 50 | 100 | 250 | 500)
- Design of Power-Noise-Efficient Discrete-Time Amplifier Using Open-Source Tools (10 revisions)
- Visualizing Functional Microbubbles using Ultrasound Imaging (10 revisions)
- Enabling Standalone Operation (10 revisions)
- Ultrasound based hand gesture recognition (10 revisions)
- GSM Voice Capacity Evolution - VAMOS (10 revisions)
- All the flavours of FFT on MemPool (1-2S/B) (10 revisions)
- A Wireless Sensor Network for HPC monitoring (10 revisions)
- Gomeza old project3 (10 revisions)
- Cell-Free mmWave Massive MIMO Communication (10 revisions)
- PULPonFPGA: Lightweight Virtual Memory Support - Multi-Level TLB (10 revisions)
- SystemVerilog formatter for our LowRISC-based guidelines (2-3G) (10 revisions)
- Design of Charge-Pump PLL in 22nm for 5G communication applications (10 revisions)
- Design of a VLIW processor architecture based on RISC-V (10 revisions)
- Efficient Memory Stream Handling in RISC-V-based Systems (M/1-2S) (10 revisions)
- Radiation Testing of a PULP ASIC (10 revisions)
- Wearables in Fashion (10 revisions)
- Robert Balas (10 revisions)
- Fast and Accurate Multiclass Inference for Brain–Computer Interfaces (10 revisions)
- Real-time View Synthesis using Image Domain Warping (9 revisions)
- An RPC DRAM Implementation for Energy-Efficient ASICs (1-2S) (9 revisions)
- Gomeza old project2 (9 revisions)
- Freedom from Interference in Heterogeneous COTS SoCs (9 revisions)
- A Multiview Synthesis Core in 65 nm CMOS (9 revisions)
- Design and Implementation of an Approximate Floating Point Unit (9 revisions)
- Michael Rogenmoser (9 revisions)
- Deconvolution Accelerator for On-Chip Semi-Supervised Learning (9 revisions)
- Next Generation Synchronization Signals (9 revisions)
- Feature Extraction for Speech Recognition (1S) (9 revisions)
- Hyper-Dimensional Computing Based Predictive Maintenance (9 revisions)
- Quantum Key Secured 100 Gbit/s Payload Encryption and its High-Speed Network Interfaces (9 revisions)
- Harald Kröll (9 revisions)
- PULPonFPGA: Lightweight Virtual Memory Support - Physically Contiguous Memory (9 revisions)
- High performance continuous-time Delta-Sigma ADC for magnetic resonance imaging (9 revisions)
- LTE-Advanced RF Front-end Design in 28nm CMOS Technology (9 revisions)
- Hardware Accelerated Derivative Pricing (9 revisions)
- Augmenting Our IPs with AXI Stream Extensions (M/1-2S) (9 revisions)
- Integrating Hardware Accelerators into Snitch (9 revisions)
- Runtime partitioning of L1 memory in Mempool (M) (9 revisions)
- Improved Reacquisition for the 5G Cellular IoT (9 revisions)
- Gomeza old project4 (9 revisions)
- Automatic unplugging detection for Ultrasound probes (9 revisions)
- Hyper Meccano: Acceleration of Hyperdimensional Computing (9 revisions)
- Configurable Ultra Low Power LDO (9 revisions)
- OpenRISC SoC for Sensor Applications (9 revisions)
- Knowledge Distillation for Embedded Machine Learning (9 revisions)
- Extension and Evaluation of TinyDMA (1-2S/B/2-3G) (9 revisions)
- Ultrasound-EMG combined hand gesture recognition (9 revisions)
- Machine Learning for extracting Muscle features using Ultrasound 2 (9 revisions)
- Practical Reconfigurable Intelligent Surfaces (RIS) (9 revisions)
- Bandwidth Extension with Carrier Aggregation for Mobile Gigabit-Communication (9 revisions)
