Category:PULP
From iis-projects
Redirect page
Redirect to:
Pages in category "PULP"
The following 78 pages are in this category, out of 78 total.
A
- A Novel Execution Scheme for Ultra-tiny CNNs Aboard Nano-UAVs
- A Waypoint-based Navigation System for Nano-Size UAVs in GPS-denied Environments
- Air Quality Prediction in Office Rooms (1-2S/M)
- An all Standard-Cell Based Energy Efficient HW Accelerator for DSP and Deep Learning Applications
- Ara: Update PULP's Vector Processor with the recent RISC-V Vector Extension Development
B
C
D
E
- Efficient TNN Inference on PULP Systems
- Embedded Audio Source Localization Exploiting Coincidence Detection in Asynchronous Spike Streams
- Energy Efficient Autonomous UAVs
- Evaluating the RiscV Architecture
- Event-based navigation on autonomous nano-drones
- Extend the RI5CY core with priviledge extensions
H
I
- Ibex: Bit-Manipulation Extension
- Ibex: FPGA Optimizations
- Ibex: Tightly-Coupled Accelerators and ISA Extensions
- Implementation of a Heterogeneous System for Image Processing on an FPGA (S)
- Implementation of the RISC-V Bit Manipulation (RVB) extensions for our RI5CY core
- Implementation of the RISC-V Bit Manipulation (RVB) extensions for our RISC-V core
- Improved Collision Avoidance for Nano-drones
- Improved State Estimation on PULP-based Nano-UAVs
- Intelligent Disaster Early-Warning System (1-2S/M)
L
M
P
- Physical Implementation of MemPool, PULP's Manycore System (1M/1-2S)
- Physics is looking for PULP
- PULP
- PULP in space - Fault Tolerant PULP System for Critical Space Applications
- PULP-Shield for Autonomous UAV
- PULPonFPGA: Hardware L2 Cache
- PULPonFPGA: Lightweight Virtual Memory Support - Coherency Extensions
- PULPonFPGA: Lightweight Virtual Memory Support - Multi-Level TLB
- PULPonFPGA: Lightweight Virtual Memory Support - Page Table Walker
- PULPonFPGA: Lightweight Virtual Memory Support - Physically Contiguous Memory
- PULPonFPGA: Lightweight Virtual Memory Support - Software Cache
- PVT Dynamic Adaptation in PULPv3
S
- Scalable Heterogeneous L1 Memory Interconnect for Smart Accelerator Coupling in Ultra-Low Power Multicores
- Self-Learning Drones based on Neural Networks
- Smart Agriculture System (1-2S)
- Smart Virtual Memory Sharing
- Sound-Based Vehicle Classification and Counting (1-2S)
- Spectrometry for Environmental Monitoring (1-2S/M)
- Standard Cell Compatible Memory Array Design
- Structural Health Monitoring (SHM) System (1-2S/M)
- Study and Development of Intelligent Capability for Small-Size UAVs
