Difference between revisions of "ASIC Design of a Gaussian Message Passing Processor"
From iis-projects
(One intermediate revision by the same user not shown) | |||
Line 31: | Line 31: | ||
[[Category:Master Thesis]] | [[Category:Master Thesis]] | ||
[[Category:Semester Thesis]] | [[Category:Semester Thesis]] | ||
− | [[Category: | + | [[Category:ASIC]] |
[[#top|↑ top]] | [[#top|↑ top]] |
Latest revision as of 08:34, 20 January 2021
Contents
Short Description
Gaussian Message Passing can be used to formulate a wide range of signal processing algorithms for real-world applications such as channel-estimation, equalization or time of arrival estimation. Recently we demonstrated, how a systolic array can be used to build a processor architecture to efficiently run such algorithms [1]. A specific processor of this type is usually attached as a fixed-function-unit to a heterogeneous multicore processor.
The goal of this project is to build an ASIC design of the processor architecture. You will start by optimizing the existing VHDL and Matlab model and extend it with a single instruction, multiple data (SIMD) operation mode. Then you will compare the performance speed-up for parallel execution against the existing architecture and start with the back-end design.
After the back-end, your signal processor ASIC will be fabricated in high-end CMOS technology.
Status: Available
- Looking for Interested Students
- Supervision: Harald Kröll, Lukas Bruderer
Character
- 20% Theory/Matlab
- 40% ASIC Design
- 40% EDA tools
Prerequisites
- VLSI I
- VLSI II (recommended)
- Matlab, VHDL
Professor