Difference between revisions of "Andreas Kurth"
From iis-projects
(Move from User:Akurth) |
m |
||
| (3 intermediate revisions by the same user not shown) | |||
| Line 1: | Line 1: | ||
__NOTOC__ | __NOTOC__ | ||
| − | + | Andreas Kurth received his M.Sc. degree from the Swiss Federal Institute of Technology Zurich (ETHZ), Switzerland, where he is currently pursuing a Ph.D. degree. Since 2017, he has been a doctoral researcher with the Integrated Systems Laboratory at ETHZ. His research targets heterogeneous systems on a chip with a focus on programming model, runtime, compiler, and hardware support for efficient and transparent accelerator programming and data sharing. | |
| − | Andreas Kurth received his M.Sc. degree from the Swiss Federal Institute of Technology Zurich (ETHZ), Switzerland, where he is currently pursuing a Ph.D. degree. Since 2017, he has been a | ||
==Available Projects== | ==Available Projects== | ||
| Line 25: | Line 24: | ||
==Contact Information== | ==Contact Information== | ||
| − | * '''Office''': ETZ J | + | * '''Office''': ETZ J 69.2 |
* '''e-mail''': [mailto:akurth@iis.ee.ethz.ch akurth@iis.ee.ethz.ch] | * '''e-mail''': [mailto:akurth@iis.ee.ethz.ch akurth@iis.ee.ethz.ch] | ||
* '''phone''': (+41 44 63) 204 87 | * '''phone''': (+41 44 63) 204 87 | ||
Latest revision as of 07:40, 11 June 2021
Andreas Kurth received his M.Sc. degree from the Swiss Federal Institute of Technology Zurich (ETHZ), Switzerland, where he is currently pursuing a Ph.D. degree. Since 2017, he has been a doctoral researcher with the Integrated Systems Laboratory at ETHZ. His research targets heterogeneous systems on a chip with a focus on programming model, runtime, compiler, and hardware support for efficient and transparent accelerator programming and data sharing.
Available Projects
No pages meet these criteria.
Projects in Progress
No pages meet these criteria.
Past Projects
- MemPool on HERO (1S)
- HERO: TLB Invalidation
- BigPULP: Shared Virtual Memory Multicluster Extensions
- BigPULP: Multicluster Synchronization Extensions
- Smart Virtual Memory Sharing
- Design and VLSI Implementation of a Constrained-Viterbi Algorithm Equalizer for 3GPP TD-HSPA
Contact Information
- Office: ETZ J 69.2
- e-mail: akurth@iis.ee.ethz.ch
- phone: (+41 44 63) 204 87
