Difference between revisions of "Karim Badawi"
From iis-projects
m (Remove IoT tag) |
|||
(4 intermediate revisions by 2 users not shown) | |||
Line 5: | Line 5: | ||
category = Badawi | category = Badawi | ||
</DynamicPageList> | </DynamicPageList> | ||
+ | |||
== Projects in Progress== | == Projects in Progress== | ||
<DynamicPageList> | <DynamicPageList> | ||
Line 18: | Line 19: | ||
</DynamicPageList> | </DynamicPageList> | ||
==Contact Information== | ==Contact Information== | ||
− | * '''Office''': ETZ | + | * '''Office''': ETZ J61 |
* '''e-mail''': [mailto:badawi@iis.ee.ethz.ch badawi@iis.ee.ethz.ch] | * '''e-mail''': [mailto:badawi@iis.ee.ethz.ch badawi@iis.ee.ethz.ch] | ||
* '''phone''': +41 44 632 6859 | * '''phone''': +41 44 632 6859 | ||
+ | [[Category:Supervisors]] | ||
[[Category:Analog]] | [[Category:Analog]] | ||
[[Category:Digital]] | [[Category:Digital]] | ||
− | [[Category: | + | [[Category:Wireless Communications]] |
[[Category:FPGA]] | [[Category:FPGA]] | ||
[[Category:ASIC]] | [[Category:ASIC]] | ||
− |
Latest revision as of 15:06, 5 December 2018
Available Projects
No pages meet these criteria.
Projects in Progress
No pages meet these criteria.
Completed Projects
- Design and VLSI Implementation of a Constrained-Viterbi Algorithm Equalizer for 3GPP TD-HSPA
- Multiuser Equalization and Detection for 3GPP TD-SCDMA
- Near-Optimal Reduced-Complexity Sequence Detectors for TD-HSPA
- A Novel Constrained-Viterbi Algorithm with Linear Equalization and Grouping Assistance
- Channel Estimation for TD-HSPA
Contact Information
- Office: ETZ J61
- e-mail: badawi@iis.ee.ethz.ch
- phone: +41 44 632 6859