Difference between revisions of "Creating A Technology-independent USB1.0 Host Implementation Targetting ASICSs (1-3S/B)"
From iis-projects
(Created page with "<!-- Creating Creating A Technology-independent USB1.0 Host Implementation Targetting ASICSs (1-3S/B) --> Category:Digital Category:High Performance SoCs Category:C...") |
|||
| Line 2: | Line 2: | ||
[[Category:Digital]] | [[Category:Digital]] | ||
| + | [[Category:ASIC]] | ||
[[Category:High Performance SoCs]] | [[Category:High Performance SoCs]] | ||
[[Category:Computer Architecture]] | [[Category:Computer Architecture]] | ||
Revision as of 11:24, 29 August 2023
Contents
Overview
Status: Available
- Type: Bachelor / Semester Thesis
- Professor: Prof. Dr. L. Benini
- Supervisors:
Introduction
At IIS we are moving towards Linux-capable SoCs taped ou on ASICs. A wide range of peripheral devices is almost a necessity when working with Linux-capable ASICs (e.g. Mouse, Keyboard, Sound, ...). Implementing a silicon-proven IP for each peripheral type is quite a burden and requires a lot of effort. A simple solution to this problem was introduced in 1996 with USB 1.0.
Project
You will implement a USB 1.0/1.1 host device implementable both on ASICs and FPGAs (the latter mainly for verification).
Character
- 20% Study the USB protocol and investigate existing solutions
- 40% Design, implementation, and verification of the controller
- 40% Evaluation and optimization of your implementation on FPGAs / in the Cheshire SoC, creation of constraints.
Prerequisites
- Interest in memory systems
- Experience with digital design in SystemVerilog as taught in VLSI I
- Preferred: Visited VLSI II or an equivalent lecture
