Difference between revisions of "Fault Tolerance"
From iis-projects
(→Contact Information) |
|||
(4 intermediate revisions by 3 users not shown) | |||
Line 1: | Line 1: | ||
− | In environments such as space, soft errors (i.e. correctable bitflips) caused by radiation are much more frequent. Adding elements such as Triple Modular Redundancy (TMR) or Error Correcting Codes (ECC) can detect and correct these errors, however they can induce a large overhead or are not always applicable in case data changes. Furthermore, for certain applications (e.g. handling imprecise data), fault tolerance is not always needed, or only partially beneficial. | + | In environments such as space or particle accelerators, soft errors (i.e. correctable bitflips) caused by radiation are much more frequent. Adding elements such as Triple Modular Redundancy (TMR) or Error Correcting Codes (ECC) can detect and correct these errors, however they can induce a large overhead or are not always applicable in case data changes. Furthermore, for certain applications (e.g. handling imprecise data), fault tolerance is not always needed, or only partially beneficial. |
We offer a variety of projects augmenting and extending the PULP platform for fault tolerance. | We offer a variety of projects augmenting and extending the PULP platform for fault tolerance. | ||
Line 7: | Line 7: | ||
===[[User:Michaero|Michael Rogenmoser]]=== | ===[[User:Michaero|Michael Rogenmoser]]=== | ||
* '''e-mail''': [mailto:michaero@iis.ee.ethz.ch michaero@iis.ee.ethz.ch] | * '''e-mail''': [mailto:michaero@iis.ee.ethz.ch michaero@iis.ee.ethz.ch] | ||
− | * ETZ | + | * ETZ J78 |
+ | |||
+ | ===[[User:Agarofalo| Angelo Garofalo]]=== | ||
+ | * '''e-mail''': [mailto:agarofalo@iis.ee.ethz.ch agarofalo@iis.ee.ethz.ch] | ||
+ | * ETZ J78 | ||
==Projects== | ==Projects== | ||
− | + | If you have any other project or ideas relating to fault tolerance, feel free to send [[User:Michaero|Michael Rogenmoser]] an email or drop by his office to discuss possibilities. | |
+ | |||
+ | ===Available Projects=== | ||
+ | |||
+ | <DynamicPageList> | ||
+ | category = Available | ||
+ | category = Digital | ||
+ | category =Fault Tolerance | ||
+ | suppresserrors=true | ||
+ | </DynamicPageList> | ||
+ | ===Projects In Progress=== | ||
+ | <DynamicPageList> | ||
+ | category = In progress | ||
+ | category = Digital | ||
+ | category = Fault Tolerance | ||
+ | suppresserrors=true | ||
+ | </DynamicPageList> | ||
+ | ===Completed Projects=== | ||
+ | <DynamicPageList> | ||
+ | category = Completed | ||
+ | category = Digital | ||
+ | category = Fault Tolerance | ||
+ | suppresserrors=true | ||
+ | </DynamicPageList> | ||
+ | ===Reserved Projects=== | ||
+ | <DynamicPageList> | ||
+ | category = Reserved | ||
+ | category = Digital | ||
+ | category = Fault Tolerance | ||
+ | suppresserrors=true | ||
+ | </DynamicPageList> |
Latest revision as of 13:32, 6 October 2023
In environments such as space or particle accelerators, soft errors (i.e. correctable bitflips) caused by radiation are much more frequent. Adding elements such as Triple Modular Redundancy (TMR) or Error Correcting Codes (ECC) can detect and correct these errors, however they can induce a large overhead or are not always applicable in case data changes. Furthermore, for certain applications (e.g. handling imprecise data), fault tolerance is not always needed, or only partially beneficial.
We offer a variety of projects augmenting and extending the PULP platform for fault tolerance.
Contents
Contact Information
Michael Rogenmoser
- e-mail: michaero@iis.ee.ethz.ch
- ETZ J78
Angelo Garofalo
- e-mail: agarofalo@iis.ee.ethz.ch
- ETZ J78
Projects
If you have any other project or ideas relating to fault tolerance, feel free to send Michael Rogenmoser an email or drop by his office to discuss possibilities.
Available Projects
- Designing a Fault-Tolerant On-Chip Interconnect (1-2S/M)
- Scan Chain Fault Injection in a PULP SoC (1S)
- Enhancing our DMA Engine with Fault Tolerance
Projects In Progress
- Fault-Tolerant Floating-Point Units (M)
- Implementation of a Cache Reliability Mechanism (1S/M)
- On-Board Software for PULP on a Satellite
- A RISC-V fault-tolerant many-core accelerator for 5G Non-Terrestrial Networks (1-2S/B)
- Radiation Testing of a PULP ASIC
Completed Projects
- Design of an Area-Optimized Soft-Error Resilient Processing Core for Safety-Critical Systems (1M)
- Implementing Configurable Dual-Core Redundancy
- Triple-Core PULPissimo
- Watchdog Timer for PULP