User contributions
From iis-projects
(newest | oldest) View (newer 20 | older 20) (20 | 50 | 100 | 250 | 500)
- 18:20, 15 August 2022 (diff | hist) . . (+2,710) . . N Improving SystemVerilog Support for Free And Open-Source EDA Tools (1-3S/B) (Created page with "<!-- Creating Improving SystemVerilog Support for Free And Open-Source EDA Tools (1-3S/B) --> Category:Digital Category:High Performance SoCs Category:Computer Arch...")
- 21:08, 2 August 2022 (diff | hist) . . (+119) . . User:Tbenz (current)
- 21:07, 2 August 2022 (diff | hist) . . (+29) . . Creating a Free and Open-Source Verification Environment for Our New DMA Engine (1-3S/B)
- 21:07, 2 August 2022 (diff | hist) . . (+29) . . Developing a Transposition Unit to Accelerate ML Workloads (1-3S/B)
- 21:07, 2 August 2022 (diff | hist) . . (+140) . . Towards Formal Verification of the iDMA Engine (1-3S/B)
- 21:06, 2 August 2022 (diff | hist) . . (+1,026) . . User:Jungvi
- 21:04, 2 August 2022 (diff | hist) . . (0) . . N User:Jungvi (Created blank page)
- 21:04, 2 August 2022 (diff | hist) . . (+1,568) . . N Developing a Transposition Unit to Accelerate ML Workloads (1-3S/B) (Created page with "<!-- Creating Developing a Transposition Unit to Accelerate ML Workloads (1-3S/B) --> Category:Digital Category:High Performance SoCs Category:Computer Architecture...")
- 20:53, 2 August 2022 (diff | hist) . . (+1,814) . . N Towards Formal Verification of the iDMA Engine (1-3S/B) (Created page with "<!-- Creating Towards Formal Verification of the iDMA Engine (1-3S/B) --> Category:Digital Category:High Performance SoCs Category:Computer Architecture Categor...")
- 10:16, 13 July 2022 (diff | hist) . . (+1,378) . . N Modeling High Bandwidth Memory for Rapid Design Space Exploration (1-3S/B) (Created page with "<!-- Modeling High Bandwidth Memory for Rapid Design Space Exploration (1-3S/B) --> Category:Digital Category:High Performance SoCs Category:Computer Architecture...")
- 08:51, 12 July 2022 (diff | hist) . . (-3) . . Extension and Evaluation of TinyDMA (1-2S/B/2-3G)
- 08:50, 12 July 2022 (diff | hist) . . (-1) . . Extension and Evaluation of TinyDMA (1-2S/B/2-3G)
- 08:50, 12 July 2022 (diff | hist) . . (-1) . . Extension and Evaluation of TinyDMA (1-2S/B/2-3G)
- 10:20, 27 June 2022 (diff | hist) . . (-2) . . Creating a Free and Open-Source Verification Environment for Our New DMA Engine (1-3S/B) (→Introduction)
- 10:20, 27 June 2022 (diff | hist) . . (-1) . . m Creating a Free and Open-Source Verification Environment for Our New DMA Engine (1-3S/B) (→Introduction)
- 10:19, 27 June 2022 (diff | hist) . . (+1,621) . . N Creating a Free and Open-Source Verification Environment for Our New DMA Engine (1-3S/B) (Created page with "<!-- Creating Creating a Free and Open-Source Verification Environment for Our New DMA Engine (1-3S/B) --> Category:Digital Category:High Performance SoCs Category:...")
- 12:56, 21 June 2022 (diff | hist) . . (+1) . . Extension and Evaluation of TinyDMA (1-2S/B/2-3G)
- 12:55, 21 June 2022 (diff | hist) . . (-1) . . Extension and Evaluation of TinyDMA (1-2S/B/2-3G)
- 12:53, 21 June 2022 (diff | hist) . . (+1,928) . . N Fitting Power Consumption of an IP-based HLS Approach to Real Hardware (1-3S) (Created page with "<!-- Creating Fitting Power Consumption of an IP-based HLS Approach to Real Hardware (1-3S) --> Category:Digital Category:High Performance SoCs Category:Computer Ar...")
- 12:27, 21 June 2022 (diff | hist) . . (+2,189) . . N Extension and Evaluation of TinyDMA (1-2S/B/2-3G) (Created page with "<!-- Creating Extension and Evaluation of TinyDMA (1-2S/B/2-3G) --> Category:Digital Category:High Performance SoCs Category:Computer Architecture Category:2022...")
(newest | oldest) View (newer 20 | older 20) (20 | 50 | 100 | 250 | 500)