Pages with the most categories

Showing below up to 20 results in range #71 to #90.

View (previous 20 | next 20) (20 | 50 | 100 | 250 | 500)

71. Approximate Matrix Multiplication based Hardware Accelerator to achieve the next 10x in Energy Efficiency: Full System Intregration‏‎ (11 categories)
72. EEG earbud‏‎ (11 categories)
73. Evaluating SoA Post-Training Quantization Algorithms‏‎ (11 categories)
74. Fault-Tolerant Floating-Point Units (M)‏‎ (11 categories)
75. In-ear EEG signal acquisition‏‎ (11 categories)
76. Towards the Ariane Desktop: Display Output for Ariane on FPGA under Linux (S/B/G)‏‎ (11 categories)
77. SCMI Support for Power Controller Subsystem‏‎ (11 categories)
78. Cerebellum: Design of a Programmable Smart-Peripheral for the Ariane Core‏‎ (11 categories)
79. Extension and Evaluation of TinyDMA (1-2S/B/2-3G)‏‎ (11 categories)
80. A Snitch-based Compute Accelerator for HERO (M/1-2S)‏‎ (11 categories)
81. A Flexible FPGA-Based Peripheral Platform Extending Linux-Capable Systems on Chip (1-3S/B)‏‎ (11 categories)
82. Training and Deploying Next-Generation Quantized Neural Networks on Microcontrollers‏‎ (11 categories)
83. A Flexible Peripheral System for High-Performance Systems on Chip (M)‏‎ (11 categories)
84. Memory Augmented Neural Networks in Brain-Computer Interfaces‏‎ (11 categories)
85. Implementation of a Small and Energy-Efficient RISC-V-based Vector Accelerator (1M)‏‎ (11 categories)
86. Streaming Layer Normalization in ITA (M/1-2S)‏‎ (10 categories)
87. Ultrasound measurement of microbubble stiffness for in situ detection of protease activity in clinical settings‏‎ (10 categories)
88. Zephyr RTOS on PULP‏‎ (10 categories)
89. Ottocore: A Minimal RISC-V Core Designed for Teaching (B/2G)‏‎ (10 categories)
90. Design of a Reconfigurable Vector Processor Cluster for Area Efficient Radar Processing (1M)‏‎ (10 categories)

View (previous 20 | next 20) (20 | 50 | 100 | 250 | 500)