Extending the HERO RISC-V HPC stack to support multiple devices on heterogeneous SoCs (M/1-3S)
From iis-projects
Revision as of 11:15, 25 January 2024 by Cykoenig (talk | contribs) (Created page with "<!-- Creating Extending the HERO RISC-V HPC stack to support multiple devices on heterogeneous SoCs (M/1-3S) --> Category:Digital Category:High Performance SoCs Cat...")
The printable version is no longer supported and may have rendering errors. Please update your browser bookmarks and please use the default browser print function instead.
Overview
Status: Available
- Type: Computer Architecture Bachelor / Semester Thesis
- Professor: Prof. Dr. L. Benini
- Supervisors: