Personal tools

Oldest pages

From iis-projects

Jump to: navigation, search

Showing below up to 50 results in range #271 to #320.

View (previous 50 | next 50) (20 | 50 | 100 | 250 | 500)

  1. Beat Cadence‏‎ (11:01, 18 March 2019)
  2. Deep Learning for Brain-Computer Interface‏‎ (20:22, 1 April 2019)
  3. Switched-capacitor power amplifier for IoT mobile communications: design of signal processing path‏‎ (15:55, 6 May 2019)
  4. Ultra-low power sampling front-end for acquisition of physiological signals‏‎ (16:06, 6 May 2019)
  5. CMOS power amplifier for field measurements in MRI systems‏‎ (16:06, 6 May 2019)
  6. Analysis and Design of Power Efficient RF/ mm-Wave LC-tank Oscillator in 28nm for 5G communication applications‏‎ (16:07, 6 May 2019)
  7. Design and implementation of the front-end for a portable ionizing radiation detector‏‎ (12:23, 9 May 2019)
  8. Experimental Validation of Impact Ionization Models for TCAD Simulation by a Novel Characterization Technique‏‎ (10:30, 5 June 2019)
  9. Design and Exploitation of a Test-Bench for Non-Destructive Characterization of the Susceptibility of Silicon Carbide (SiC) Power Devices to Cosmic Radiation‏‎ (16:31, 5 June 2019)
  10. Freedom from Interference in Heterogeneous COTS SoCs‏‎ (17:40, 19 June 2019)
  11. Predictable Execution on GPU Caches‏‎ (17:41, 19 June 2019)
  12. PREM Intervals and Loop Tiling‏‎ (18:00, 19 June 2019)
  13. Compiler Profiling and Optimizing‏‎ (18:20, 19 June 2019)
  14. Extending the RISCV backend of LLVM to support PULP Extensions‏‎ (18:27, 19 June 2019)
  15. NAND Flash Open Research Platform‏‎ (11:06, 11 July 2019)
  16. Minimal Cost RISC-V core‏‎ (17:24, 21 August 2019)
  17. A Demonstrator of Non-Synchronized Hyperdimensional Body Area Networks‏‎ (16:42, 27 August 2019)
  18. Influence of the Initial FilamentGeometry on the Forming Step in CBRAM‏‎ (18:39, 3 September 2019)
  19. Influence of the Initial Filament Geometry on the Forming Step in CBRAM‏‎ (15:34, 4 September 2019)
  20. Simulation of Negative Capacitance Ferroelectric Transistor‏‎ (15:37, 4 September 2019)
  21. Computation of Phonon Bandstructure in III-V Nanostructures‏‎ (15:37, 4 September 2019)
  22. Design study of tunneling transistors based on a core/shell nanowire structures‏‎ (15:38, 4 September 2019)
  23. Investigation of the source starvation effect in III-V MOSFET‏‎ (15:40, 4 September 2019)
  24. Implementation of a 2-D model for Li-ion batteries‏‎ (15:41, 4 September 2019)
  25. Ab-initio Simulation of Strained Thermoelectric Materials‏‎ (15:43, 4 September 2019)
  26. Simulation of Li-ion batteries and comparison with experimental data‏‎ (15:43, 4 September 2019)
  27. Full-band simulations of InP/GaAsSb/InP Double Heterojunction Bipolar Transistors (DHBTs)‏‎ (15:44, 4 September 2019)
  28. Interfacing PULP with a Brain-Inspired Ultra-Low Power Spiking Cochlea‏‎ (18:36, 5 September 2019)
  29. Design of Scalable Event-driven Neural-Recording Digital Interface‏‎ (18:40, 5 September 2019)
  30. Near-Memory Training of Neural Networks‏‎ (09:17, 11 September 2019)
  31. Application Specific Frequency Synthesizers (Analog/Digital PLLs)‏‎ (14:52, 25 September 2019)
  32. EECIS‏‎ (15:18, 25 September 2019)
  33. Deep-Learning Based Phoneme Recognition from a Ultra-Low Power Spiking Cochlea‏‎ (16:33, 3 October 2019)
  34. AnalogInt‏‎ (20:25, 25 October 2019)
  35. Cell Measurements for the 5G Internet of Things‏‎ (11:55, 29 October 2019)
  36. Herschmi‏‎ (15:03, 29 October 2019)
  37. Improving Resiliency of Hyperdimensional Computing‏‎ (15:51, 29 October 2019)
  38. Toward Superposition of Brain-Computer Interface Models‏‎ (15:52, 29 October 2019)
  39. Positioning for the cellular Internet of Things‏‎ (13:14, 31 October 2019)
  40. Interference Cancellation for the cellular Internet of Things‏‎ (13:15, 31 October 2019)
  41. Indoor Positioning with Bluetooth‏‎ (12:12, 4 November 2019)
  42. Design of an LTE Module for the Internet of Things‏‎ (14:20, 4 November 2019)
  43. Design of a VLIW processor architecture based on RISC-V‏‎ (10:25, 5 November 2019)
  44. Design of a Fused Multiply Add Floating Point Unit‏‎ (10:26, 5 November 2019)
  45. Audio Video Preprocessing In Parallel Ultra Low Power Platform‏‎ (10:27, 5 November 2019)
  46. PULPonFPGA: Hardware L2 Cache‏‎ (10:27, 5 November 2019)
  47. Image and Video Processing‏‎ (10:29, 5 November 2019)
  48. DMA Streaming Co-processor‏‎ (10:30, 5 November 2019)
  49. Developing a small portable neutron detector for detecting smuggled nuclear material‏‎ (10:32, 5 November 2019)
  50. Accelerators for object detection and tracking‏‎ (10:57, 5 November 2019)

View (previous 50 | next 50) (20 | 50 | 100 | 250 | 500)