Pages with the most categories
From iis-projects
Showing below up to 50 results in range #271 to #320.
View (previous 50 | next 50) (20 | 50 | 100 | 250 | 500)
- Securing Block Ciphers against SCA and SIFA (8 categories)
- Zero Power Touch Sensor and Reciever For Body Communication (8 categories)
- PULP-Shield for Autonomous UAV (8 categories)
- Pressure and acoustic Smart Sensors Network for Wind Turbines Monitoring (8 categories)
- 3D Matrix Multiplication Unit for ITA (1S) (8 categories)
- System Emulation for AR and VR devices (8 categories)
- A Waypoint-based Navigation System for Nano-Size UAVs in GPS-denied Environments (8 categories)
- Event-Driven Vision on an embedded platform (8 categories)
- Vector Processor for In-Memory Computing (8 categories)
- Autonomous Sensors For Underwater Monitoring In Smart Navy Systems (8 categories)
- Contextual Intelligence on Resource-constraint Bluetooth LE IoT Devices (8 categories)
- Runtime partitioning of L1 memory in Mempool (M) (8 categories)
- Accelerating Matrix Multiplication on a 216-core MPSoC (1M) (8 categories)
- Wearables in Fashion (8 categories)
- Hardware Accelerators for Lossless Quantized Deep Neural Networks (8 categories)
- Ibex: FPGA Optimizations (8 categories)
- Sub Noise Floor Channel Estimation for the Cellular Internet of Things (8 categories)
- Digital Transmitter for Mobile Communications (8 categories)
- Using Motion Sensors to Support Indoor Localization (8 categories)
- Neuromorphic Intelligence In An Embedded System in Collaboration with AiCTX (8 categories)
- High-Throughput Hardware Implementations of Authenticated Encryption Algorithms (8 categories)
- TCNs vs. LSTMs for Embedded Platforms (8 categories)
- Efficient NB-IoT Uplink Design (8 categories)
- A Wearable System To Control Phone And Electronic Device Without Hands (8 categories)
- Standard Cell Compatible Memory Array Design (8 categories)
- Creating an At-memory Low-overhead Bufferless Matrix Transposition Accelerator (1-3S/B) (8 categories)
- New RVV 1.0 Vector Instructions for Ara (8 categories)
- RedCap-5G for IOT application on prototype taped-out silicon (8 categories)
- Deep Learning for Brain-Computer Interface (8 categories)
- Designing a Power Management Unit for PULP SoCs (8 categories)
- Accelerator for Boosted Binary Features (8 categories)
- Extended Verification for Ara (8 categories)
- Optimizing the Pipeline in our Floating Point Architectures (1S) (8 categories)
- Hardware Exploration of Shared-Exponent MiniFloats (M) (8 categories)
- Design of an Area-Optimized Soft-Error Resilient Processing Core for Safety-Critical Systems (1M) (8 categories)
- Adversarial Attacks Against Deep Neural Networks In Wearable Cameras (8 categories)
- High-throughput Embedded System For Neurotechnology in collaboration with INI (8 categories)
- A Wearable Wireless Kidney Function Monitoring System For BioMedical Applications (8 categories)
- Extending Our DMA Architecture with SiFives TileLink Protocol (1-3S/B) (8 categories)
- Android reliability governor (8 categories)
- Optogenetics And Game Theory Applied To Small Side Bird Using Smart Sensing (8 categories)
- DC-DC Buck converter in 65nm CMOS (8 categories)
- Towards global Brain-Computer Interfaces (8 categories)
- EvalEDGE: A 2G Cellular Transceiver FMC (8 categories)
- VLSI Implementation of a 5G Ciphering Accelerator (8 categories)
- Compiler Profiling and Optimizing (8 categories)
- Resilient Brain-Inspired Hyperdimensional Computing Architectures (8 categories)
- SmartRing (8 categories)
- WCDMA/HSPA+ Synchronization System Design, Implementation, and Testing (8 categories)
- On-Device Federated Continual Learning on Nano-Drone Swarms (8 categories)
