Personal tools

Orphaned pages

From iis-projects

Jump to: navigation, search

The following pages are not linked from or transcluded into other pages in iis-projects.

Showing below up to 50 results in range #501 to #550.

View (previous 50 | next 50) (20 | 50 | 100 | 250 | 500)

  1. Novel Methods for Jammer Mitigation
  2. Object Detection and Tracking on the Edge
  3. On-Board Software for PULP on a Satellite
  4. On-Device Federated Continual Learning on Nano-Drone Swarms
  5. On-Device Learnable Embeddings for Acoustic Environments
  6. On-Device Training Sparse Sub-Tensor Update Scheme Optimization for CNN-based tasks
  7. On-Device Training Sparse Sub-Tensor Update Scheme Optimization for CNN-based tasks (SA or MA)
  8. On-chip clock synthesizer design and porting
  9. On - Device Continual Learning for Seizure Detection on GAP9
  10. Online Learning of User Features (1S)
  11. OpenRISC SoC for Sensor Applications
  12. Open Power-On Chip Controller Study and Integration
  13. Optimal System Duty Cycling
  14. Optimal System Duty Cycling for a Mobile Health Platform
  15. Optimal routing for 2D Mesh-based Analog Compute-In-Memory Accelerator Architecture (IBM-Zurich)
  16. Optimizing the Pipeline in our Floating Point Architectures (1S)
  17. Optogenetics And Game Theory Applied To Small Side Bird Using Smart Sensing
  18. Outdoor Precision Object Tracking for Rockfall Experiments
  19. PREM Intervals and Loop Tiling
  20. PREM Runtime Scheduling Policies
  21. PREM on PULP
  22. PULP-Shield for Autonomous UAV
  23. PULP Freertos with LLVM
  24. PULP in space - Fault Tolerant PULP System for Critical Space Applications
  25. PULPonFPGA: Hardware L2 Cache
  26. PULPonFPGA: Lightweight Virtual Memory Support - Coherency Extensions
  27. PULPonFPGA: Lightweight Virtual Memory Support - Multi-Level TLB
  28. PULPonFPGA: Lightweight Virtual Memory Support - Page Table Walker
  29. PULPonFPGA: Lightweight Virtual Memory Support - Physically Contiguous Memory
  30. PULPonFPGA: Lightweight Virtual Memory Support - Software Cache
  31. PULP’s CLIC extensions for fast interrupt handling
  32. PVT Dynamic Adaptation in PULPv3
  33. Palm size chip NMR
  34. Passive Radar for UAV Detection using Machine Learning
  35. Passive and Self Sustaining Receivers For On and Intra Body Communication For Wearable Sensors Networks
  36. Peak-to-average power Reduction
  37. Peripheral Event Linking System for Real-time Capable Energy Efficient SoCs
  38. Phase-change memory devices for emerging computing paradigms
  39. Physical Implementation of Ara, PULP's Vector Machine (1-2S)
  40. Physical Implementation of ITA (2S)
  41. Physical Implementation of MemPool, PULP's Manycore System (1M/1-2S)
  42. Physical Layer Implementation of HSPA+ 4G Mobile Transceiver
  43. Positioning for the cellular Internet of Things
  44. Power Optimization in Multipliers
  45. Power Saver Mode for Cellular Internet of Things Receivers
  46. Practical Reconfigurable Intelligent Surfaces (RIS)
  47. Prasadar
  48. Praxisgerechte Berechnung von Switching Noise in VLSI-Schaltungen
  49. Precise Ultra-low-power Timer
  50. Predict eye movement through brain activity

View (previous 50 | next 50) (20 | 50 | 100 | 250 | 500)

Retrieved from "http://iis-projects.ee.ethz.ch/index.php?title=Special:LonelyPages"