Difference between revisions of "Configurable Ultra Low Power LDO"
From iis-projects
Sarjmandpour (talk | contribs) |
Sarjmandpour (talk | contribs) (→Prerequisites) |
||
| Line 9: | Line 9: | ||
The project aims to design an ultra-low-power Low Dropout Regulator (LDO) to control the impedance in a voltage-mode driver. The LDO will provide a stable output voltage with a high level of accuracy while consuming minimal power. The design will be optimized for low quiescent current and low dropout voltage to achieve maximum efficiency. The LDO will be integrated into the voltage-mode driver circuit to regulate the output impedance and improve the performance of the driver. The project will involve circuit design, simulation, and layout using industry-standard CAD tools. The final design will be fabricated and tested to verify the performance of the ultra-low-power LDO. | The project aims to design an ultra-low-power Low Dropout Regulator (LDO) to control the impedance in a voltage-mode driver. The LDO will provide a stable output voltage with a high level of accuracy while consuming minimal power. The design will be optimized for low quiescent current and low dropout voltage to achieve maximum efficiency. The LDO will be integrated into the voltage-mode driver circuit to regulate the output impedance and improve the performance of the driver. The project will involve circuit design, simulation, and layout using industry-standard CAD tools. The final design will be fabricated and tested to verify the performance of the ultra-low-power LDO. | ||
===Prerequisites=== | ===Prerequisites=== | ||
| − | * | + | * Analog integrated circuit design course |
| − | * | + | * Energy-Efficient Analog Circuits for IoT Systems is a plus |
===Character=== | ===Character=== | ||
Latest revision as of 19:20, 13 February 2023
Contents
Overview
Status: Available
- Looking for master or semester thesis students
- Supervisor:
Project
The project aims to design an ultra-low-power Low Dropout Regulator (LDO) to control the impedance in a voltage-mode driver. The LDO will provide a stable output voltage with a high level of accuracy while consuming minimal power. The design will be optimized for low quiescent current and low dropout voltage to achieve maximum efficiency. The LDO will be integrated into the voltage-mode driver circuit to regulate the output impedance and improve the performance of the driver. The project will involve circuit design, simulation, and layout using industry-standard CAD tools. The final design will be fabricated and tested to verify the performance of the ultra-low-power LDO.
Prerequisites
- Analog integrated circuit design course
- Energy-Efficient Analog Circuits for IoT Systems is a plus
Character
- 30% Theory
- 30% Simulation
- 40% Circuit design
Professor
- Prof. Dr. Taekwang Jang
