Difference between revisions of "Design of an LTE Module for the Internet of Things"
From iis-projects
(Created page with "thumb|240px ==Short Description== Various estimates predict 20 to 30 billion embedded devices connected to the internet in 2020 in what’s called the the I...") |
|||
(13 intermediate revisions by 3 users not shown) | |||
Line 1: | Line 1: | ||
− | [[File: | + | [[File:LTE_module.png|thumb]] |
+ | |||
==Short Description== | ==Short Description== | ||
+ | Various estimates predict 20 to 30 billion embedded devices connected to the Internet in 2020 in what’s called the the Internet of things (IoT). To realize this vision, cellular standards are released to meet the requirements regarding low-power and low-cost of IoT components, especially on the client side. In the latest release of the LTE standard, a new user-equipment category (Cat-0) for Machine to Machine (M2M) communications and the Internet of things (IoT) was introduced [1]. | ||
− | + | The goal of this project is, to design a physical layer modem, whereas a state-of-the art LTE transceiver [2] will be used. You will start with your design by doing a system analysis on the required building blocks (Synchronization, FFT, Symbol detection, etc.). Then, by using the results of your analysis, you will adapt and extend the existing LTE framework towards Category-0 devices. In a second stage you will implement the design in a hardware description language (HDL) and deploy it to the LTE transceiver FPGA board. | |
− | |||
− | The goal of this project is, to design a | ||
− | |||
===Status: Available === | ===Status: Available === | ||
− | : Looking for | + | : Looking for interested students (Semester or Master Thesis) |
− | : Supervision: [[:User: | + | : Supervision: [[:User:Mkorb|Matthias Korb]] |
===Character=== | ===Character=== | ||
Line 22: | Line 21: | ||
[http://www.iis.ee.ethz.ch/portrait/staff/huang.en.html Qiuting Huang] | [http://www.iis.ee.ethz.ch/portrait/staff/huang.en.html Qiuting Huang] | ||
− | + | ==References== | |
− | == | ||
− | |||
[1] http://www.nextgcom.co.uk/wordpress/wp-content/uploads/2014/09/ARM-NextG-LTE-Cat0-White-Paper-Final.pdf | [1] http://www.nextgcom.co.uk/wordpress/wp-content/uploads/2014/09/ARM-NextG-LTE-Cat0-White-Paper-Final.pdf | ||
Line 34: | Line 31: | ||
[[Category:Master Thesis]] | [[Category:Master Thesis]] | ||
[[Category:Semester Thesis]] | [[Category:Semester Thesis]] | ||
+ | [[Category:FPGA]] | ||
+ | [[Category:Telecommunications]] | ||
+ | [[Category:Mkorb]] | ||
+ | |||
+ | <!-- | ||
+ | |||
[[Category:Available]] | [[Category:Available]] | ||
+ | |||
+ | COPY PASTE FROM THE LIST BELOW TO ADD TO CATEGORIES | ||
+ | |||
+ | GROUP | ||
+ | [[Category:Digital]] | ||
+ | SUB CATEGORIES | ||
+ | [[Category:ASIC]] | ||
+ | [[Category:FPGA]] | ||
+ | [[Category:Cryptography]] | ||
+ | [[Category:System Design]] | ||
+ | [[Category:Processor]] | ||
+ | [[Category:Telecommunications]] | ||
+ | [[Category:System Design]] | ||
+ | [[Category:Modelling]] | ||
+ | |||
+ | |||
+ | [[Category:Analog]] | ||
+ | [[Category:Nano-TCAD]] | ||
+ | [[Category:Nano Electronics]] | ||
+ | |||
+ | STATUS | ||
+ | [[Category:Available]] | ||
+ | [[Category:In progress]] | ||
+ | [[Category:Completed]] | ||
[[Category:Hot]] | [[Category:Hot]] | ||
− | [[ | + | TYPE OF WORK |
+ | [[Category:Semester Thesis]] | ||
+ | [[Category:Master Thesis]] | ||
+ | [[Category:PhD Thesis]] | ||
+ | [[Category:Research]] | ||
+ | |||
+ | NAMES OF EU/CTI/NT PROJECTS | ||
+ | [[Category:UltrasoundToGo]] | ||
+ | [[Category:IcySoC]] | ||
+ | [[Category:PSocrates]] | ||
+ | [[Category:UlpSoC]] | ||
+ | [[Category:Qcrypt]] | ||
+ | [[Category:PULP]] | ||
+ | [[Category:ArmaSuisse]] | ||
+ | |||
+ | YEAR (IF FINISHED) | ||
+ | [[Category:2010]] | ||
+ | [[Category:2011]] | ||
+ | [[Category:2012]] | ||
+ | [[Category:2013]] | ||
+ | [[Category:2014]] | ||
+ | [[Category:2015]] | ||
+ | |||
+ | ---> |
Latest revision as of 14:20, 4 November 2019
Contents
Short Description
Various estimates predict 20 to 30 billion embedded devices connected to the Internet in 2020 in what’s called the the Internet of things (IoT). To realize this vision, cellular standards are released to meet the requirements regarding low-power and low-cost of IoT components, especially on the client side. In the latest release of the LTE standard, a new user-equipment category (Cat-0) for Machine to Machine (M2M) communications and the Internet of things (IoT) was introduced [1].
The goal of this project is, to design a physical layer modem, whereas a state-of-the art LTE transceiver [2] will be used. You will start with your design by doing a system analysis on the required building blocks (Synchronization, FFT, Symbol detection, etc.). Then, by using the results of your analysis, you will adapt and extend the existing LTE framework towards Category-0 devices. In a second stage you will implement the design in a hardware description language (HDL) and deploy it to the LTE transceiver FPGA board.
Status: Available
- Looking for interested students (Semester or Master Thesis)
- Supervision: Matthias Korb
Character
- 50% Theory/Matlab
- 50% FPGA Design
Prerequisites
- VLSI I
- Matlab, VHDL
Professor
References
[2] http://www.newacp.ch/products/4g-lte-enabled-transceivers/