Difference between revisions of "Energy Efficient AXI Interface to Serial Link Physical Layer"
From iis-projects
Sarjmandpour (talk | contribs) m (Sarjmandpour moved page Energy Efficient AXI Inteface to Energy Efficient AXI Inteface to Analog Circuit) |
Sarjmandpour (talk | contribs) m (Sarjmandpour moved page Energy Efficient AXI Inteface to Analog Circuit to Energy Efficient AXI Inteface to serial link physical layer) |
(No difference)
| |
Revision as of 16:12, 13 February 2023
Contents
Overview
Status: Available
- Looking for master or semester thesis students
- Supervisor:
Prerequisites
- Experience with System Verilog or Verilog, VLSI 1
- Experience with physical implementation, VLSI 2
Character
- 20% System Integration
- 20% Verification
- 30% Low-level software and drivers
- 30% Backend implementation
Professor
- Prof. Dr. Luca Benini
- Prof. Dr. Taekwang Jang
