Difference between revisions of "Energy Efficient Serial Link"
From iis-projects
Sarjmandpour (talk | contribs) |
Sarjmandpour (talk | contribs) |
||
| Line 5: | Line 5: | ||
===Available Projects=== | ===Available Projects=== | ||
<DynamicPageList> | <DynamicPageList> | ||
| − | + | [[Category:AnalogInterconnect]] | |
suppresserrors=true | suppresserrors=true | ||
ordermethod=sortkey | ordermethod=sortkey | ||
Revision as of 13:26, 13 February 2023
Contents
Description
Available Projects
Status: Available
- Looking for master or semester thesis students
- Supervisor:
Prerequisites
- Experience with System Verilog or Verilog, VLSI 1
- Experience with physical implementation, VLSI 2
Character
- 20% System Integration
- 20% Verification
- 30% Low-level software and drivers
- 30% Backend implementation
Professor
- Prof. Dr. Luca Benini
- Prof. Dr. Taekwang Jang
