User contributions
From iis-projects
(newest | oldest) View (newer 20 | older 20) (20 | 50 | 100 | 250 | 500)
- 13:28, 7 March 2021 (diff | hist) . . (+10,678) . . N Online Learning of User Features (1S) (Created page with "<!-- Online Learning of User Features (1S) --> = Overview = == Status: Available == * Type: Semester Thesis * Professor: Prof. Dr. L. Benini * Supervisors: ** Cristian Ciof...")
- 13:17, 7 March 2021 (diff | hist) . . (0) . . N File:KWS.png (current)
- 13:17, 7 March 2021 (diff | hist) . . (0) . . N File:KWS+UE.png (current)
- 20:12, 15 February 2021 (diff | hist) . . (+1) . . LLVM and DaCe for Snitch (1-2S) (→Status: In progress)
- 20:07, 15 February 2021 (diff | hist) . . (+11,100) . . N LLVM and DaCe for Snitch (1-2S) (Created page with "<!-- LLVM and DaCe for Snitch (1-2S) --> = Overview = == Status: In progress == * Type: Semester Thesis * Semester: Spring Semester 2021 * Student: Noah Hütter * Start: Ma...")
- 20:02, 15 February 2021 (diff | hist) . . (+76) . . Quest for the smallest Turing-complete core (2-3G) (Redirected page to Ottocore: A Minimal RISC-V Core Designed for Teaching (B/2G)) (current)
- 19:57, 15 February 2021 (diff | hist) . . (+10,538) . . N Ottocore: A Minimal RISC-V Core Designed for Teaching (B/2G) (Created page with "<!-- Ottocore: A Minimal RISC-V Core Designed for Teaching (B/2G) --> = Overview = == Status: In progress == * Type: Bachelor's Thesis * Semester: Spring Semester 2021 * St...")
- 18:36, 15 February 2021 (diff | hist) . . (+36) . . m An RPC DRAM Implementation for Energy-Efficient ASICs (1-2S)
- 18:26, 15 February 2021 (diff | hist) . . (0) . . m Bringup and Evaluation of an Energy-efficient Heterogeneous Manycore Compute Platform (1-2S)
- 18:25, 15 February 2021 (diff | hist) . . (+3) . . Bringup and Evaluation of an Energy-efficient Heterogeneous Manycore Compute Platform (1-2S)
- 18:25, 15 February 2021 (diff | hist) . . (+86) . . Bringup and Evaluation of an Energy-efficient Heterogeneous Manycore Compute Platform (1-2S) (→Status: Available)
- 23:59, 6 February 2021 (diff | hist) . . (-4) . . A Snitch-based Compute Accelerator for HERO (M/1-2S) (current)
- 15:39, 5 January 2021 (diff | hist) . . (0) . . N File:Ex board.png (current)
- 15:38, 5 January 2021 (diff | hist) . . (0) . . N File:Baikonur fp.png (current)
- 15:37, 5 January 2021 (diff | hist) . . (+10,921) . . N Bringup and Evaluation of an Energy-efficient Heterogeneous Manycore Compute Platform (1-2S) (Created page with "<!-- Bringup and Evaluation of an Energy-efficient Heterogeneous Manycore Compute Platform (1-2S) --> = Overview = == Status: Available == * Type: Semester Thesis * Profess...")
- 11:41, 5 January 2021 (diff | hist) . . (+21) . . m An RPC DRAM Implementation for Energy-Efficient ASICs (1-2S)
- 11:35, 5 January 2021 (diff | hist) . . (-1) . . An RPC DRAM Implementation for Energy-Efficient ASICs (1-2S)
- 18:34, 18 December 2020 (diff | hist) . . (-23) . . Software-Defined Paging in the Snitch Cluster (2-3S)
- 13:02, 16 December 2020 (diff | hist) . . (+1,159) . . Hardware Acceleration (→General-Purpose Computing)
- 17:21, 26 November 2020 (diff | hist) . . (+6,852) . . N Evaluating memory access pattern specializations in OoO, server-grade cores (M) (Created page with "Category:Digital Category:High Performance SoCs Category:Computer Architecture Category:2020 Category:Master Thesis Category:Paulsc Category:Availabl...")
(newest | oldest) View (newer 20 | older 20) (20 | 50 | 100 | 250 | 500)