Personal tools

Pages with the fewest revisions

From iis-projects

Jump to: navigation, search

Showing below up to 100 results in range #21 to #120.

View (previous 100 | next 100) (20 | 50 | 100 | 250 | 500)

  1. Project Meetings‏‎ (2 revisions)
  2. Neural Networks Framwork for Embedded Plattforms‏‎ (2 revisions)
  3. High resolution, low power Sigma Delta ADC‏‎ (2 revisions)
  4. Accurate deep learning inference using computational memory‏‎ (2 revisions)
  5. Optogenetics And Game Theory Applied To Small Side Bird Using Smart Sensing‏‎ (2 revisions)
  6. An Efficient Compiler Backend for Snitch (1S/B)‏‎ (2 revisions)
  7. NORX - an AEAD algorithm for the CAESAR competition‏‎ (2 revisions)
  8. Deep Unfolding of Iterative Optimization Algorithms‏‎ (2 revisions)
  9. AXI-based Network on Chip (NoC) system‏‎ (2 revisions)
  10. High Performance Cellular Receivers in Very Advanced CMOS‏‎ (2 revisions)
  11. Implementation of a 2-D model for Li-ion batteries‏‎ (2 revisions)
  12. Wake Up Radio For Energy Efficient Communication System and IC Design‏‎ (2 revisions)
  13. Project Plan‏‎ (2 revisions)
  14. Autonomous Smart Sensors for IoT‏‎ (2 revisions - redirect page)
  15. Realtime Gaze Tracking on Siracusa‏‎ (2 revisions)
  16. BirdGuard‏‎ (2 revisions)
  17. Neural Processing‏‎ (2 revisions)
  18. Towards Flexible and Printable Wearables‏‎ (2 revisions)
  19. Simulation of Li-ion batteries and comparison with experimental data‏‎ (2 revisions)
  20. Data Mapping for Unreliable Memories‏‎ (2 revisions)
  21. Audio Visual Speech Recognition (1S/1M)‏‎ (2 revisions)
  22. Benchmarking a heterogeneous 217-core MPSoC on HPC applications (M/1-3S))‏‎ (2 revisions)
  23. Structural Health Monitoring (SHM) System (1-2S/M)‏‎ (2 revisions)
  24. A Demonstrator of Non-Synchronized Hyperdimensional Body Area Networks‏‎ (2 revisions)
  25. Design of a Reconfigurable Vector Processor Cluster for Area Efficient Radar Processing (1M)‏‎ (2 revisions)
  26. Ab-initio Simulation of Strained Thermoelectric Materials‏‎ (2 revisions)
  27. Christoph Leitner‏‎ (2 revisions)
  28. Ultrasound‏‎ (2 revisions)
  29. Adaptively Controlled Hysteresis Curve Tracer For Polymer Piezoelectrics (1 S/B)‏‎ (2 revisions - redirect page)
  30. Improving SystemVerilog Support for Free And Open-Source EDA Tools (1-3S/B)‏‎ (2 revisions)
  31. Exploitation of Inherent Error Resilience of Wireless Systems under Unreliable Silicon‏‎ (2 revisions)
  32. High-Resolution, Calibrated Folding ADCs‏‎ (2 revisions)
  33. Ottocore: A Minimal RISC-V Core Designed for Teaching (B/2G)‏‎ (2 revisions)
  34. Development Of A Test Bed For Ultrasonic Transducer Characterization‏‎ (2 revisions - redirect page)
  35. Using Motion Sensors to Support Indoor Localization‏‎ (2 revisions)
  36. Enhancing Our DMA Engine With Virtual Memory (M/1-3S/B)‏‎ (2 revisions)
  37. Convolution Neural Networks on our Ultra-Low Power Mult-Core Plattform PULP‏‎ (2 revisions)
  38. Design of a Scalable High-Performance and Low-Power Interface Based on the I3C Protocol (1-3S/B)‏‎ (2 revisions)
  39. Waterflow Monitoring with Doppler Ultrasound (1S)‏‎ (2 revisions)
  40. Reconfigurability of SHA-3 candidates‏‎ (2 revisions)
  41. Evaluating memory access pattern specializations in OoO, server-grade cores (M)‏‎ (2 revisions)
  42. Design of low mismatch DAC used for VAD‏‎ (2 revisions)
  43. Kinetic Energy Harvesting For Autonomous Smart Watches‏‎ (2 revisions)
  44. Design Of A Biomarker Assay Based On Responsive Magnetic Nanoparticles‏‎ (2 revisions)
  45. Weak-strong massive MIMO communication with low-resolution ADCs‏‎ (2 revisions)
  46. Analog Layout Engine‏‎ (2 revisions)
  47. Intelligent Disaster Early-Warning System (1-2S/M)‏‎ (2 revisions)
  48. Autonomus Drones With Novel Sensors And Ultra Wide Band‏‎ (2 revisions)
  49. Mixed Signal IC Design‏‎ (2 revisions)
  50. Towards Self-Sustainable Unmanned Aerial Vehicles‏‎ (2 revisions)
  51. Development Of An FPGA-Based Optoacoustic Image Reconstruction Platform for Clinical Applications‏‎ (2 revisions)
  52. Smart Patch For Heath Care And Rehabilitation‏‎ (2 revisions)
  53. Design Review‏‎ (2 revisions)
  54. Time Synchronization for 3G Mobile Communications‏‎ (2 revisions)
  55. A Flexible Peripheral System for High-Performance Systems on Chip (M)‏‎ (2 revisions)
  56. On-Device Training Sparse Sub-Tensor Update Scheme Optimization for CNN-based tasks‏‎ (2 revisions)
  57. Design of a Scalable High-Performance and Low-Power Interface Based on the I3C Protocol (B/1-3S)‏‎ (2 revisions)
  58. Wearable Smart Camera With Deep Learning Algorithms For Automatic Detecion‏‎ (2 revisions)
  59. Quantum Transport Modeling of Interband Cascade Lasers (ICL)‏‎ (2 revisions)
  60. Low Precision Ara for ML‏‎ (2 revisions)
  61. Coding Guidelines‏‎ (2 revisions)
  62. Flexible Front-End Circuit for Biomedical Data Acquisition‏‎ (2 revisions)
  63. Cryptography‏‎ (2 revisions)
  64. Optimal System Duty Cycling‏‎ (2 revisions)
  65. Design study of tunneling transistors based on a core/shell nanowire structures‏‎ (2 revisions)
  66. Alias-Free Oscillator Synchronization for Arbitrary Waveforms‏‎ (2 revisions)
  67. Wireless Sensing With Long Range Comminication (LoRa)‏‎ (2 revisions)
  68. Design of a CAN Interface to Enable Reliable Sensors-to-Processors Communication for Automotive-oriented Embedded Applications (1M)‏‎ (2 revisions)
  69. PREM Intervals and Loop Tiling‏‎ (2 revisions)
  70. VLSI Implementation Polar Decoder using High Level Synthesis‏‎ (2 revisions)
  71. Near-Optimal Reduced-Complexity Sequence Detectors for TD-HSPA‏‎ (2 revisions)
  72. High Throughput Turbo Decoder Design‏‎ (2 revisions)
  73. Low Resolution Neural Networks‏‎ (2 revisions)
  74. Hardware Support for IDE in Multicore Environment‏‎ (2 revisions)
  75. Assessment of novel photovoltaic architectures by circuit simulation‏‎ (2 revisions)
  76. RazorEDGE‏‎ (2 revisions - redirect page)
  77. Computation of Phonon Bandstructure in III-V Nanostructures‏‎ (2 revisions)
  78. Transformer Deployment on Heterogeneous Many-Core Systems‏‎ (2 revisions)
  79. Network-off-Chip (M)‏‎ (2 revisions)
  80. Research‏‎ (2 revisions)
  81. LightProbe - 192cha Multiplexer Stage (Rigid-Flex-PCB Project)‏‎ (2 revisions)
  82. Short Range Radars For Biomedical Application‏‎ (2 revisions)
  83. Coherence-Capable Write-Back L1 Data Cache for Ariane (M)‏‎ (2 revisions)
  84. Modeling High Bandwidth Memory for Rapid Design Space Exploration (1-3S/B)‏‎ (2 revisions)
  85. A Snitch-based Compute Accelerator for HERO (M/1-2S)‏‎ (2 revisions)
  86. XNORLAX: Fused XNOR-LATCH Custom-Standard-Cell-Based Processing-in-Memory‏‎ (2 revisions)
  87. Skin Coupling Media Characterization For Fitness Tracker Applications (1 B/S)‏‎ (2 revisions)
  88. Norbert Felber‏‎ (2 revisions)
  89. EvaLTE: A 2G/3G/4G Cellular Transceiver FMC‏‎ (2 revisions)
  90. Finalizing and Releasing Our Open-source AXI4 IPs (1-3S/B/2-3G)‏‎ (2 revisions)
  91. Creating A Boundry Scan Generator (1-3S/B/2-3G)‏‎ (2 revisions)
  92. Network-on-Chip for coherent and non-coherent traffic (M)‏‎ (2 revisions)
  93. A Novel Constrained-Viterbi Algorithm with Linear Equalization and Grouping Assistance‏‎ (2 revisions)
  94. On - Device Continual Learning for Seizure Detection on GAP9‏‎ (2 revisions)
  95. Wearables for Sports and Life Enhancement‏‎ (2 revisions)
  96. Event-based navigation on autonomous nano-drones‏‎ (2 revisions)
  97. Combining Multi Sensor Imaging and Machine Learning for Robust Far-Field Vision‏‎ (2 revisions)
  98. Frank K. Gürkaynak‏‎ (2 revisions)
  99. Herschmi‏‎ (2 revisions)
  100. Power Saver Mode for Cellular Internet of Things Receivers‏‎ (2 revisions)

View (previous 100 | next 100) (20 | 50 | 100 | 250 | 500)