Difference between revisions of "Matteo Perotti"
From iis-projects
(→Interests) |
(→Contact Information) |
||
(5 intermediate revisions by one other user not shown) | |||
Line 4: | Line 4: | ||
---- | ---- | ||
− | I am | + | I am interested in everything is hardware, from highly efficient low-power implementations to high-performance vector processors. |
− | I mainly work | + | |
+ | I mainly work on RISC-V architectures, and I am secretly in love with the SW-side of the world. | ||
I come from Turin, Italy, where I received my Bachelor's and Master's Degrees from Politecnico di Torino. | I come from Turin, Italy, where I received my Bachelor's and Master's Degrees from Politecnico di Torino. | ||
Line 15: | Line 16: | ||
* Computer and System Architectures | * Computer and System Architectures | ||
* HPC and Vector Processors | * HPC and Vector Processors | ||
− | * Code- | + | * RISC-V ISA |
+ | * Code-Size optimizations | ||
== Contact Information == | == Contact Information == | ||
Line 23: | Line 25: | ||
* '''e-mail''': [mailto:mperotti@iis.ee.ethz.ch mperotti@iis.ee.ethz.ch] | * '''e-mail''': [mailto:mperotti@iis.ee.ethz.ch mperotti@iis.ee.ethz.ch] | ||
* '''phone''': +41 44 632 05 25 | * '''phone''': +41 44 632 05 25 | ||
− | * '''office''': | + | * '''office''': OAT U21 |
==Projects== | ==Projects== |
Latest revision as of 15:52, 9 August 2023
Contents
Matteo Perotti
I am interested in everything is hardware, from highly efficient low-power implementations to high-performance vector processors.
I mainly work on RISC-V architectures, and I am secretly in love with the SW-side of the world.
I come from Turin, Italy, where I received my Bachelor's and Master's Degrees from Politecnico di Torino.
Interests
- Computer and System Architectures
- HPC and Vector Processors
- RISC-V ISA
- Code-Size optimizations
Contact Information
- e-mail: mperotti@iis.ee.ethz.ch
- phone: +41 44 632 05 25
- office: OAT U21
Projects
Available Projects
Projects In Progress
Completed Projects
- Spatz grows wings: Physical Implementation of a Vector-Powered Manycore System (2S)
- Efficient Execution of Transformers in RISC-V Vector Machines with Custom HW acceleration (M)
- Implementation of a Small and Energy-Efficient RISC-V-based Vector Accelerator (1M)
- Multi issue OoO Ariane Backend (M)
- Physical Implementation of Ara, PULP's Vector Machine (1-2S)
- Investigation of the high-performance multi-threaded OoO IBM A2O Core (1-3S)