Oldest pages
From iis-projects
Showing below up to 50 results in range #21 to #70.
View (previous 50 | next 50) (20 | 50 | 100 | 250 | 500)
- Atretter (11:20, 12 December 2014)
- Ultra-High-Efficiency Power Supply Management for Ultra-Low-Power Systems on Chip (18:06, 3 February 2015)
- A Novel Constrained-Viterbi Algorithm with Linear Equalization and Grouping Assistance (10:43, 9 February 2015)
- Turbo Decoder Design for High Code Rates (10:45, 9 February 2015)
- High Throughput Turbo Decoder Design (10:46, 9 February 2015)
- IcySoC (12:48, 9 February 2015)
- Near-Optimal Reduced-Complexity Sequence Detectors for TD-HSPA (13:49, 9 February 2015)
- Channel Decoding for TD-HSPA (13:55, 9 February 2015)
- Exploitation of Inherent Error Resilience of Wireless Systems under Unreliable Silicon (13:56, 9 February 2015)
- Data Mapping for Unreliable Memories (13:56, 9 February 2015)
- Multiuser Equalization and Detection for 3GPP TD-SCDMA (14:07, 9 February 2015)
- Android reliability governor (17:24, 9 February 2015)
- Ultra Low Power Wake Up Radio for Wireless Sensor Network (19:54, 9 February 2015)
- Infrared Wake Up Radio (19:55, 9 February 2015)
- Ambient RF Energy harvesting for Wireless Sensor Network (19:56, 9 February 2015)
- Thermal Control of Mobile Devices (11:03, 10 February 2015)
- Successive Interference Cancellation for 3G Downlink (18:59, 10 February 2015)
- Channel Estimation for TD-HSPA (19:00, 10 February 2015)
- FPGA (19:50, 10 February 2015)
- ASIC (19:52, 10 February 2015)
- Design and Implementation of ultra low power vision system (16:46, 11 February 2015)
- Audio (17:28, 11 February 2015)
- Quantum Key Secured 100 Gbit/s Payload Encryption and its High-Speed Network Interfaces (20:06, 17 February 2015)
- Hybrid Analog/Digital Leveling Loop for Very-Low-Distortion Oscillator (20:06, 17 February 2015)
- Audio DAC Conversion Jitter Measurement System (20:06, 17 February 2015)
- Efficient Digital Signal Processing in High-Channel-Count High-Frame-Rate 3D Ultrasound Imaging Systems (20:10, 17 February 2015)
- Soft-Output Viterbi Equalizer as part of Evolved EDGE baseband ASIC (10:04, 18 February 2015)
- Interference Cancellation for Evolved EDGE on the RazorEDGE baseband ASIC (10:06, 18 February 2015)
- Norbert Felber (13:56, 18 February 2015)
- Philipp Schönle (10:52, 10 March 2015)
- Flexible Front-End Circuit for Biomedical Data Acquisition (10:53, 10 March 2015)
- Wireless Biomedical Signal Acquisition Device (10:54, 10 March 2015)
- Benjamin Sporrer (13:01, 10 March 2015)
- High Performance Cellular Receivers in Very Advanced CMOS (13:02, 10 March 2015)
- Telecommunications (17:42, 24 March 2015)
- Design and Implementation of a Convolutional Neural Network Accelerator ASIC (19:45, 24 March 2015)
- Putting Together What Fits Together - GrÆStl (12:01, 26 March 2015)
- SHAre - An application Specific Instruction Set Processor for SHA-2/3 (12:09, 26 March 2015)
- High-Throughput Authenticated Encryption Architectures based on Block Ciphers (12:25, 26 March 2015)
- A Unified-Multiplier Based Hardware Architecture for Elliptic Curve Cryptography (12:26, 26 March 2015)
- A Trustworthy Three-Factor Authentication System (14:01, 26 March 2015)
- A Multiview Synthesis Core in 65 nm CMOS (15:49, 13 May 2015)
- Feature Extraction with Binarized Descriptors: ASIC Implementation and FPGA Environment (15:57, 13 May 2015)
- Real-time View Synthesis using Image Domain Warping (16:04, 13 May 2015)
- Evolved EDGE Physical Layer Incremental Redundancy Architecture (14:12, 27 May 2015)
- MatPHY: An Open-Source Physical Layer Development Framework (14:14, 27 May 2015)
- Autonomous Smart Watches: Hardware and Software Desing (11:59, 28 July 2015)
- A Wearable System for long term monitoring of human physiological parameters with E skin sensors (11:59, 28 July 2015)
- Eye movements (14:43, 29 July 2015)
- RazorEDGE: An Evolved EDGE DBB ASIC (17:15, 1 September 2015)
