Difference between revisions of "User:Jungvi"
From iis-projects
(Created blank page) |
|||
(One intermediate revision by one other user not shown) | |||
Line 1: | Line 1: | ||
+ | [[File:victor_jung.jpg|thumb|300px]] | ||
+ | |||
+ | =Victor Jung= | ||
+ | |||
+ | After receiving my Bachelor's Degree in Computer Science and Engineering Physics from Juniata College, I received my Master's Degree in Electronics and Telecommunications from the Institut Supérieur de l’Electronique et du Numérique of Lille (ISEN Lille) in 2022. I started my doctorate in the Integrated Systems Laboratory in the group of Prof. Dr. Luca Benini. | ||
+ | |||
+ | ==Contact== | ||
+ | |||
+ | * '''e-mail''': [mailto:jungvi@iis.ee.ethz.ch jungvi@iis.ee.ethz.ch] | ||
+ | * '''phone''': +41 44 632 xx yy | ||
+ | * '''office''': ETZ J69.2 | ||
+ | |||
+ | ==Projects== | ||
+ | |||
+ | ===Available Projects=== | ||
+ | <DynamicPageList> | ||
+ | category = Available | ||
+ | category = Jungvi | ||
+ | suppresserrors=true | ||
+ | </DynamicPageList> | ||
+ | |||
+ | ===Projects In Progress=== | ||
+ | <DynamicPageList> | ||
+ | category = In progress | ||
+ | category = Jungvi | ||
+ | </DynamicPageList> | ||
+ | |||
+ | ===Completed Projects=== | ||
+ | <DynamicPageList> | ||
+ | category = Completed | ||
+ | category = Jungvi | ||
+ | suppresserrors=true | ||
+ | </DynamicPageList> |
Revision as of 20:05, 14 November 2022
Contents
Victor Jung
After receiving my Bachelor's Degree in Computer Science and Engineering Physics from Juniata College, I received my Master's Degree in Electronics and Telecommunications from the Institut Supérieur de l’Electronique et du Numérique of Lille (ISEN Lille) in 2022. I started my doctorate in the Integrated Systems Laboratory in the group of Prof. Dr. Luca Benini.
Contact
- e-mail: jungvi@iis.ee.ethz.ch
- phone: +41 44 632 xx yy
- office: ETZ J69.2
Projects
Available Projects
Projects In Progress
- Investigation of Quantization Strategies for Retentive Networks (1S)
- Streaming Layer Normalization in ITA (M/1-2S)
- Accelerating Matrix Multiplication on a 216-core MPSoC (1M)