Implementation of a Small and Energy-Efficient RISC-V-based Vector Accelerator (1M)
From iis-projects
The printable version is no longer supported and may have rendering errors. Please update your browser bookmarks and please use the default browser print function instead.
Overview
Status: Available
- Type: Master's Thesis
- Professor: Prof. Dr. L. Benini
- Supervisors:
Prerequisites
- VLSI I
- SoCDAML (recommended)
- Experience with SystemVerilog