Pages with the most revisions
From iis-projects
Showing below up to 100 results in range #101 to #200.
View (previous 100 | next 100) (20 | 50 | 100 | 250 | 500)
- Heroino: Design of the next CORE-V Microcontroller (14 revisions)
- PULP in space - Fault Tolerant PULP System for Critical Space Applications (14 revisions)
- Finite Element Simulations of Transistors for Quantum Computing (14 revisions)
- High-speed Scene Labeling on FPGA (14 revisions)
- StoneEDGE: An EC-GSM-IoT and Evolved EDGE PHY ASIC (13 revisions)
- Efficient collective communications in FlooNoC (1M) (13 revisions)
- Deep Learning for Brain-Computer Interface (13 revisions)
- Towards global Brain-Computer Interfaces (13 revisions)
- CLIC for the CVA6 (13 revisions)
- Level Crossing ADC For a Many Channels Neural Recording Interface (13 revisions)
- Shared Correlation Accelerator for an RF SoC (13 revisions)
- Turbo Equalization for Cellular IoT (13 revisions)
- On-chip clock synthesizer design and porting (13 revisions)
- High Power Efficient Digitally Controlled Oscillator Design for Cellular IOT (13 revisions)
- Integrated silicon photonic structures (13 revisions)
- LAPACK/BLAS for FPGA (13 revisions)
- GUI-developement for an action-cam-based eye tracking device (13 revisions)
- Online Learning of User Features (1S) (13 revisions)
- Cycle-Accurate Event-Based Simulation of Snitch Core (13 revisions)
- MatPHY: An Open-Source Physical Layer Development Framework (13 revisions)
- Gomeza old project1 (13 revisions)
- Acceleration and Transprecision (13 revisions)
- Physical Implementation of MemPool, PULP's Manycore System (1M/1-2S) (13 revisions)
- On-Board Software for PULP on a Satellite (13 revisions)
- A Wireless Sensor Network for a Smart LED Lighting control (13 revisions)
- Neural Recording Interface and Signal Processing (13 revisions)
- ASIC implementation of a beamspace massive MIMO-OFDM detector for 5G/6G (13 revisions)
- ASIC implementation of an interpolation-based wideband massive MIMO detector (12 revisions)
- Peak-to-average power Reduction (12 revisions)
- Sensor Fusion for Rockfall Sensor Node (12 revisions)
- A RISC-V ISA Extension for Pseudo Dual-Issue Monte Carlo in Snitch (1M/2S) (12 revisions)
- Deep neural networks for seizure detection (12 revisions)
- Hardware Accelerators for Lossless Quantized Deep Neural Networks (12 revisions)
- Towards the Ariane Desktop: Display Output for Ariane on FPGA under Linux (S/B/G) (12 revisions)
- Investigation of Quantization Strategies for Retentive Networks (1S) (12 revisions)
- Digital Audio High Level Synthesis for FPGAs (12 revisions - redirect page)
- Scattering Networks for Scene Labeling (12 revisions)
- Signal-Processing and Data-Compression on Beaglebone Black used as embedded HPC-performance-monitoring device (12 revisions)
- Stand-Alone Edge Computing with GAP8 (12 revisions)
- BigPULP: Multicluster Synchronization Extensions (12 revisions)
- Event-Driven Computing (12 revisions)
- Bridging QuantLab with LPDNN (12 revisions)
- Investigation of Redox Processes in CBRAM (12 revisions)
- Linux Driver for built-in ADC using DMA and Programmable Real-Time Unit (PRU) support on Beaglebone Black used as embedded HPC-performance-monitoring device (12 revisions)
- SmartRing (12 revisions)
- Accelerating Matrix Multiplication on a 216-core MPSoC (1M) (12 revisions)
- Event-Driven Convolutional Neural Network Modular Accelerator (12 revisions)
- Covariant Feature Detector on Parallel Ultra Low Power Architecture (12 revisions)
- Real-Time Embedded Classification of Neural Activity in Rat Barrel Cortex (12 revisions)
- Image and Video Processing (12 revisions)
- Exploring features and algorithms for ultra-low-power closed-loop systems for epilepsy control (12 revisions)
- PULPonFPGA: Hardware L2 Cache (12 revisions)
- Implementation of Computationally Efficient Scattering Mechanisms for Periodic Devices and 2D Materials (12 revisions)
- Design of a High-performance Hybrid PTZ for Multimodal Vision Systems (12 revisions)
- Efficient Digital Signal Processing in High-Channel-Count High-Frame-Rate 3D Ultrasound Imaging Systems (12 revisions)
- Spatio-Temporal Video Filtering (12 revisions)
- Advanced EEG glasses (11 revisions)
- Design of combined Ultrasound and Electromyography systems (11 revisions)
- Baseband Processor Development for 4G IoT (11 revisions)
- Evolved EDGE Physical Layer Incremental Redundancy Architecture (11 revisions)
- Channel Estimation and Equalization for LTE Advanced (11 revisions)
- Design and Implementation of a multi-mode multi-master I2C peripheral (11 revisions)
- Design of combined Ultrasound and PPG systems (11 revisions)
- Non-blocking Algorithms in Real-Time Operating Systems (11 revisions)
- Feature Extraction with Binarized Descriptors: ASIC Implementation and FPGA Environment (11 revisions)
- FPGA-Based Digital Frontend for 3G Receivers (11 revisions)
- Hardware Constrained Neural Architechture Search (11 revisions)
- LightProbe - WIFI extension (PCB) (11 revisions)
- Audio Visual Speech Separation and Recognition (1S/1M) (11 revisions)
- Adaptively Controlled Hysteresis Curve Tracer For Polymer Ultrasonic Transducers (1 S/B) (11 revisions - redirect page)
- Energy-Efficient Brain-Inspired Hyperdimensional Computing (11 revisions)
- Design space exploration of InP Heterojunction Bipolar Transistors (DHBTs) (11 revisions)
- Real-time Linux on RISC-V (11 revisions)
- Towards Online Training of CNNs: Hebbian-Based Deep Learning (11 revisions)
- Interference Cancellation for EC-GSM-IoT (11 revisions)
- Self-Learning Drones based on Neural Networks (11 revisions)
- Design and Evaluation of a Small Size Avalanche Beacon (11 revisions)
- Ultrasound Doppler system development (11 revisions)
- FPGA System Design for Computer Vision with Convolutional Neural Networks (11 revisions)
- Smart Goggles for Visual In-Action Feedback in Ski Jumping (1 M 1-2B/S) (11 revisions)
- Deep Learning-based Global Local Planner for Autonomous Nano-drones (11 revisions)
- Design of a Digital Audio Module for Ultra-Low Power Cellular Applications (11 revisions)
- Timing Channel Mitigations for RISC-V Cores (11 revisions)
- Pulse Oximetry Fachpraktikum (11 revisions)
- Minimum Variance Beamforming for Wearable Ultrasound Probes (11 revisions)
- FPGA acceleration of ultrasound computed tomography for in vivo tumor screening (11 revisions)
- Monocular Vision-based Object Following on Nano-size Robotic Blimp (11 revisions)
- PULPonFPGA: Lightweight Virtual Memory Support - Coherency Extensions (11 revisions)
- Hardware Acceleration (11 revisions)
- LightProbe - Implementation of compressed-sensing algorithms (10 revisions)
- Design of Power-Noise-Efficient Discrete-Time Amplifier Using Open-Source Tools (10 revisions)
- PULPonFPGA: Lightweight Virtual Memory Support - Multi-Level TLB (10 revisions)
- Radiation Testing of a PULP ASIC (10 revisions)
- Enabling Standalone Operation (10 revisions)
- Quest for the smallest Turing-complete core (2-3G) (10 revisions - redirect page)
- GSM Voice Capacity Evolution - VAMOS (10 revisions)
- Efficient Memory Stream Handling in RISC-V-based Systems (M/1-2S) (10 revisions)
- MCU Bus and Memory Generator: implementation of a Highly Configurable bus and memory subsystem for a RISC-V based microcontroller. (10 revisions)
- Cell-Free mmWave Massive MIMO Communication (10 revisions)
- Time Gain Compensation for Ultrasound Imaging (10 revisions)
