Short pages
From iis-projects
Showing below up to 100 results in range #21 to #120.
View (previous 100 | next 100) (20 | 50 | 100 | 250 | 500)
- (hist) On-Device Training Sparse Sub-Tensor Update Scheme Optimization for CNN-based tasks [0 bytes]
- (hist) Test project [0 bytes]
- (hist) Benchmarking a heterogeneous 217-core MPSoC on HPC applications [0 bytes]
- (hist) Benchmarking a heterogeneous 217-core MPSoC on HPC applications (M/1-3S)) [0 bytes]
- (hist) A Post-Simulation Trace-Based RISC-V GDB Debugging Server [0 bytes]
- (hist) Design of a Scalable High-Performance and Low-Power Interface Based on the I3C Protocol (1M) [0 bytes]
- (hist) Versatile HW SW Digital PHY for inter chip communication [0 bytes]
- (hist) Smart Googles for Visual In-Action Feedback in Ski Jumping (1 B/S) [0 bytes]
- (hist) Smart Goggles for Visual In-Action Feedback in Ski Jumping (1 B/S) [0 bytes]
- (hist) Creating A Reshuffling Mid-end For Reorganizing Data Inside The Compute Cluster (1-3S/B) [0 bytes]
- (hist) Design of a Scalable High-Performance and Low-Power Interface Based on the I3C Protocol (B/1-3S) [0 bytes]
- (hist) Test page [16 bytes]
- (hist) A Trustworthy Three-Factor Authentication System [40 bytes]
- (hist) Influence of the Initial FilamentGeometry on the Forming Step in CBRAM [75 bytes]
- (hist) Theory, Algorithms, and Hardware for Beyond 5G [120 bytes]
- (hist) Positioning with Wireless Signals [121 bytes]
- (hist) All-Digital In-Memory Processing [121 bytes]
- (hist) Real-Time Optimization [121 bytes]
- (hist) Audio Signal Processing [123 bytes]
- (hist) Simultaneous Sensing and Communication [123 bytes]
- (hist) Mixed-Signal Circuit Design [123 bytes]
- (hist) Analog IC Design [130 bytes]
- (hist) Mixed Signal IC Design [136 bytes]
- (hist) AnalogInt [343 bytes]
- (hist) Atretter [362 bytes]
- (hist) Tbenz [362 bytes]
- (hist) Audio [403 bytes]
- (hist) Taimir Aguacil [416 bytes]
- (hist) Christoph Keller [423 bytes]
- (hist) Project Meetings [425 bytes]
- (hist) Project Plan [453 bytes]
- (hist) Moritz Schneider [459 bytes]
- (hist) Software [473 bytes]
- (hist) Stefan Lippuner [532 bytes]
- (hist) Benjamin Sporrer [567 bytes]
- (hist) Philipp Schönle [569 bytes]
- (hist) Design Review [577 bytes]
- (hist) Nils Wistoff [578 bytes]
- (hist) Mauro Salomon [637 bytes]
- (hist) Cryptography [645 bytes]
- (hist) Libria [646 bytes]
- (hist) Karim Badawi [653 bytes]
- (hist) Matthias Korb [698 bytes]
- (hist) Energy Efficient Circuits and IoT Systems Group [736 bytes]
- (hist) EECIS [740 bytes]
- (hist) Harald Kröll [764 bytes]
- (hist) Pascal Hager [775 bytes]
- (hist) Research [789 bytes]
- (hist) Ultrasound [797 bytes]
- (hist) Federico Villani [834 bytes]
- (hist) Coding Guidelines [841 bytes]
- (hist) Herschmi [859 bytes]
- (hist) Matheus Cavalcante [890 bytes]
- (hist) Telecommunications [892 bytes]
- (hist) Benjamin Weber [894 bytes]
- (hist) Norbert Felber [897 bytes]
- (hist) Christoph Leitner [928 bytes]
- (hist) Robert Balas [931 bytes]
- (hist) GRAND Hardware Implementation [990 bytes]
- (hist) FPGA [1,020 bytes]
- (hist) Matteo Perotti [1,028 bytes]
- (hist) Andreas Kurth [1,029 bytes]
- (hist) Fabian Schuiki [1,031 bytes]
- (hist) Stefan Mach [1,044 bytes]
- (hist) Eye tracking [1,058 bytes]
- (hist) Integrated Devices, Electronics, And Systems [1,058 bytes]
- (hist) Frank K. Gürkaynak [1,072 bytes]
- (hist) Low-Power Time Synchronization for IoT Applications [1,085 bytes]
- (hist) Physical Layer Implementation of HSPA+ 4G Mobile Transceiver [1,088 bytes]
- (hist) Guillaume Mocquard [1,117 bytes]
- (hist) Final Presentation [1,130 bytes]
- (hist) Channel Estimation for 3GPP TD-SCDMA [1,144 bytes]
- (hist) Synchronization and Power Control Concepts for 3GPP TD-SCDMA [1,145 bytes]
- (hist) Michael Muehlberghuber [1,160 bytes]
- (hist) An FPGA-Based Testbed for 3G Mobile Communications Receivers [1,168 bytes]
- (hist) FPGA-based Implementation of a Novel Cell-Search Algorithm for Mobile Communications [1,194 bytes]
- (hist) Michael Rogenmoser [1,211 bytes]
- (hist) Interference Cancellation for EC-GSM-IoT [1,281 bytes]
- (hist) Designing a Fault-Tolerant On-Chip Interconnect (1-2S/M) [1,284 bytes]
- (hist) ASIC [1,286 bytes]
- (hist) PREM on PULP [1,304 bytes]
- (hist) Configurable Ultra Low Power LDO [1,306 bytes]
- (hist) Exploring Algorithms for Early Seizure Detection [1,329 bytes]
- (hist) SW/HW Predictability and Security [1,333 bytes]
- (hist) Modeling High Bandwidth Memory for Rapid Design Space Exploration (1-3S/B) [1,378 bytes]
- (hist) Extending Our DMA Architecture with SiFives TileLink Protocol (1-3S/B) [1,408 bytes]
- (hist) Design of low mismatch DAC used for VAD [1,409 bytes]
- (hist) Scan Chain Fault Injection in a PULP SoC (1S) [1,421 bytes]
- (hist) Receiver design for the DigRF 4G high speed serial link [1,431 bytes]
- (hist) Beat Cadence [1,442 bytes]
- (hist) Precise Ultra-low-power Timer [1,446 bytes]
- (hist) Digital Audio Processor for Cellular Applications [1,448 bytes]
- (hist) Designing a Scalable Miniature I/O DMA (1-2B/1-3S/M) [1,466 bytes]
- (hist) Multiuser Equalization and Detection for 3GPP TD-SCDMA [1,484 bytes]
- (hist) Creating A Boundry Scan Generator (1-3S/B/2-3G) [1,488 bytes]
- (hist) Design of a D-Band Variable Gain Amplifier for 6G Communication [1,522 bytes]
- (hist) Positioning for the cellular Internet of Things [1,525 bytes]
- (hist) ASIC Design of a Gaussian Message Passing Processor [1,526 bytes]
- (hist) Pirmin Vogel [1,528 bytes]
- (hist) Novel Metastability Mitigation Technique [1,561 bytes]