Difference between revisions of "Acceleration and Transprecision"
From iis-projects
Line 16: | Line 16: | ||
* [mailto:fschuiki@iis.ee.ethz.ch fschuiki@iis.ee.ethz.ch] | * [mailto:fschuiki@iis.ee.ethz.ch fschuiki@iis.ee.ethz.ch] | ||
* ETZ J89 | * ETZ J89 | ||
+ | |||
+ | ====Manuel Eggimann==== | ||
+ | * [mailto:meggiman@iis.ee.ethz.ch meggiman@iis.ee.ethz.ch] | ||
+ | * ETZ J68 | ||
Revision as of 09:02, 25 October 2018

A NVIDIA Tesla V100 GP-GPU. This cutting-edge accelerator provides huge computational power on a massive 800 mm² die.
Accelerators are the backbone of big data and scientific computing. While general purpose processor architectures such as Intel's x86 provide good performance across a wide variety of applications, it is only since the advent of general purpose GPUs that many computationally demanding tasks have become feasible. Since these GPUs support a much narrower set of operations, it is easier to optimize the architecture to make them more efficient. Such accelerators are not limited to high performance sector alone. In low power computing, they allow complex tasks such as computer vision or cryptography to be performed under a very tight power budget. Without a dedicated accelerator, these tasks would not be feasible.
Contents
Who We Are
Francesco Conti
- fconti@iis.ee.ethz.ch
- ETZ J78
Stefan Mach
- smach@iis.ee.ethz.ch
- ETZ J89
Fabian Schuiki
- fschuiki@iis.ee.ethz.ch
- ETZ J89
Manuel Eggimann
- meggiman@iis.ee.ethz.ch
- ETZ J68
Available Projects
- New RVV 1.0 Vector Instructions for Ara
- Integrating Hardware Accelerators into Snitch (1S)
- Exploration and Hardware Acceleration of Intra-Layer Mixed-Precision QNNs
- Ibex: Tightly-Coupled Accelerators and ISA Extensions
- RVfplib
- Scalable Heterogeneous L1 Memory Interconnect for Smart Accelerator Coupling in Ultra-Low Power Multicores
Projects In Progress
- Streaming Integer Extensions for Snitch (M/1-2S)
- A Unified Compute Kernel Library for Snitch (1-2S)
- An all Standard-Cell Based Energy Efficient HW Accelerator for DSP and Deep Learning Applications
Completed Projects

The Logarithmic Number Unit chip Selene.