Uncategorized pages

Showing below up to 50 results in range #21 to #70.

View (previous 50 | next 50) (20 | 50 | 100 | 250 | 500)

21. Circuits and Systems for Nanoelectrode Array Biosensors
22. Completed
23. Computation of Phonon Bandstructure in III-V Nanostructures
24. Creating A Reshuffling Mid-end For Reorganizing Data Inside The Compute Cluster (1-3S/B)
25. Cryptography
26. DaCe on Snitch
27. Deconvolution Accelerator for On-Chip Semi-Supervised Learning
28. Deep-Learning Based Phoneme Recognition from a Ultra-Low Power Spiking Cochlea
29. Deep Learning Projects
30. Design and Implementation of a multi-mode multi-master I2C peripheral
31. Design of a Scalable High-Performance and Low-Power Interface Based on the I3C Protocol (1M)
32. Design of a Scalable High-Performance and Low-Power Interface Based on the I3C Protocol (B/1-3S)
33. Design study of tunneling transistors based on a core/shell nanowire structures
34. Development of a fingertip blood pressure sensor
35. Digital Medical Ultrasound Imaging
36. EECIS
37. Elliptic Curve Accelerator for zkSNARKs
38. Embedded Artificial Intelligence:Systems And Applications
39. Embedded Systems and autonomous UAVs
40. Enabling Standalone Operation
41. Enabling Standalone Operation for a Mobile Health Platform
42. Energy Efficient Circuits and IoT Systems Group
43. Energy Efficient SoCs
44. Event-Driven Computing
45. Exploration and Hardware Acceleration of Intra-Layer Mixed-Precision QNNs
46. FPGA
47. Fault Tolerance
48. Finite Element Simulations of Transistors for Quantum Computing
49. Flexible Electronic Systems and Embedded Epidermal Devices
50. Full-band simulations of InP/GaAsSb/InP Double Heterojunction Bipolar Transistors (DHBTs)
51. GRAND Hardware Implementation
52. HW/SW Safety and Security
53. Hardware Acceleration
54. Heterogeneous SoCs
55. High Performance SoCs
56. Hyperdimensional Computing
57. IBM A2O Core
58. IBM Research–Zurich
59. IP-Based SoC Generation and Configuration (1-3S)
60. ISA extensions in the Snitch Processor for Signal Processing (1M)
61. Implementation of a 2-D model for Li-ion batteries
62. Implementation of a Heterogeneous System for Image Processing on an FPGA
63. Influence of the Initial FilamentGeometry on the Forming Step in CBRAM
64. Influence of the Initial Filament Geometry on the Forming Step in CBRAM
65. Integrated Devices, Electronics, And Systems
66. Integrated Information Processing
67. Integrated silicon photonic structures
68. Integrating Hardware Accelerators into Snitch
69. Investigation of the source starvation effect in III-V MOSFET
70. Low-Power Time Synchronization for IoT Applications

View (previous 50 | next 50) (20 | 50 | 100 | 250 | 500)