Oldest pages
From iis-projects
Showing below up to 250 results in range #301 to #550.
View (previous 250 | next 250) (20 | 50 | 100 | 250 | 500)
- Application Specific Frequency Synthesizers (Analog/Digital PLLs) (14:52, 25 September 2019)
- EECIS (15:18, 25 September 2019)
- Deep-Learning Based Phoneme Recognition from a Ultra-Low Power Spiking Cochlea (16:33, 3 October 2019)
- AnalogInt (20:25, 25 October 2019)
- Cell Measurements for the 5G Internet of Things (11:55, 29 October 2019)
- Herschmi (15:03, 29 October 2019)
- Improving Resiliency of Hyperdimensional Computing (15:51, 29 October 2019)
- Toward Superposition of Brain-Computer Interface Models (15:52, 29 October 2019)
- Positioning for the cellular Internet of Things (13:14, 31 October 2019)
- Interference Cancellation for the cellular Internet of Things (13:15, 31 October 2019)
- Indoor Positioning with Bluetooth (12:12, 4 November 2019)
- Design of an LTE Module for the Internet of Things (14:20, 4 November 2019)
- Design of a VLIW processor architecture based on RISC-V (10:25, 5 November 2019)
- Design of a Fused Multiply Add Floating Point Unit (10:26, 5 November 2019)
- Audio Video Preprocessing In Parallel Ultra Low Power Platform (10:27, 5 November 2019)
- PULPonFPGA: Hardware L2 Cache (10:27, 5 November 2019)
- Image and Video Processing (10:29, 5 November 2019)
- DMA Streaming Co-processor (10:30, 5 November 2019)
- Developing a small portable neutron detector for detecting smuggled nuclear material (10:32, 5 November 2019)
- Accelerators for object detection and tracking (10:57, 5 November 2019)
- Design of an on-field adaptable pulse-processing unit for semicondutor radiation detectors (18:26, 5 November 2019)
- Characterization of the susceptibility to cosmic radiation of wide bandgap power devices by radioactive sources and at cryogenic temperatures (18:33, 5 November 2019)
- Ternary Weights Engine For Efficient Many Channels Spike Sorting Applications (10:05, 18 November 2019)
- HERO: TLB Invalidation (17:19, 18 November 2019)
- FPGA Testbed Implementation for Bluetooth Indoor Positioning (21:47, 18 November 2019)
- PULPonFPGA: Lightweight Virtual Memory Support - Software Cache (13:43, 29 November 2019)
- PULPonFPGA: Lightweight Virtual Memory Support - Physically Contiguous Memory (13:43, 29 November 2019)
- Exploring Algorithms for Early Seizure Detection (18:47, 6 January 2020)
- Toward hyperdimensional active perception: learning compressed sensorimotor control by demonstration (20:12, 9 February 2020)
- Pirmin Vogel (15:39, 3 March 2020)
- Real-Time ECG Contractions Classification (19:15, 9 March 2020)
- Real-Time Embedded Classification of Neural Activity in Rat Barrel Cortex (19:20, 9 March 2020)
- Final Presentation (18:53, 22 March 2020)
- A computational memory unit using phase-change memory devices (11:33, 17 April 2020)
- Accurate deep learning inference using computational memory (12:51, 17 April 2020)
- Palm size chip NMR (19:29, 7 May 2020)
- Timing Channel Mitigations for RISC-V Cores (18:16, 20 May 2020)
- Nanoelectrode array biosensors - programmable non-overlapping clocks generator project (07:56, 26 May 2020)
- Circuits and Systems for Nanoelectrode Array Biosensors (13:27, 26 May 2020)
- An Energy Efficient Brain-Computer Interface using Mr.Wolf (11:09, 21 July 2020)
- TCNs vs. LSTMs for Embedded Platforms (11:10, 21 July 2020)
- Subject specific embeddings for transfer learning in brain-computer interfaces (11:12, 21 July 2020)
- Exploring features and algorithms for ultra-low-power closed-loop systems for epilepsy control (11:22, 21 July 2020)
- A Snitch-based Compute Accelerator for HERO (14:58, 29 July 2020)
- Tbenz (16:48, 29 July 2020)
- Stefan Mach (17:06, 29 July 2020)
- Floating-Point Divide & Square Root Unit for Transprecision (17:09, 29 July 2020)
- IBM Research–Zurich (17:40, 10 August 2020)
- Ibex: Bit-Manipulation Extension (09:45, 28 August 2020)
- Ibex: FPGA Optimizations (09:45, 28 August 2020)
- Deep Convolutional Autoencoder for iEEG Signals (13:36, 9 September 2020)
- Positioning with Wireless Signals (10:24, 28 September 2020)
- Heterogeneous SoCs (18:41, 28 October 2020)
- Signal Acquisition and Clock Offset Compensation for High-Rate Pulse UWB PHYs (12:09, 29 October 2020)
- Ara: Update PULP's Vector Processor with the recent RISC-V Vector Extension Development (14:42, 29 October 2020)
- Channel Estimation for 5G Cellular IoT and Fast Fading Channels (18:54, 29 October 2020)
- Power Optimization in Multipliers (16:23, 30 October 2020)
- Evaluating the RiscV Architecture (16:24, 30 October 2020)
- Energy Neutral Multi Sensors Wearable Device (16:24, 30 October 2020)
- Bringing XNOR-nets (ConvNets) to Silicon (16:25, 30 October 2020)
- Learning Image Compression with Convolutional Networks (16:25, 30 October 2020)
- Improving our Smart Camera System (16:26, 30 October 2020)
- AMZ Driverless Competition Embedded Systems Projects (16:27, 30 October 2020)
- Nils Wistoff (18:59, 30 October 2020)
- LightProbe (14:14, 31 October 2020)
- IBM A2O Core (11:15, 2 November 2020)
- PREM Runtime Scheduling Policies (11:47, 2 November 2020)
- (M): A Flexible Peripheral System for High-Performance Systems on Chip (12:16, 2 November 2020)
- Implementation of a Heterogeneous System for Image Processing on an FPGA (12:48, 2 November 2020)
- SSR combined with FREP in LLVM/Clang (13:02, 2 November 2020)
- DaCe on Snitch (13:03, 2 November 2020)
- Implementation of a Heterogeneous System for Image Processing on an FPGA (S) (17:26, 2 November 2020)
- MemPool on HERO (18:42, 2 November 2020)
- ISA extensions in the Snitch Processor for Signal Processing (1M) (19:24, 2 November 2020)
- Event-Driven Computing (11:16, 5 November 2020)
- All-Digital In-Memory Processing (12:23, 5 November 2020)
- A Recurrent Neural Network Speech Recognition Chip (13:38, 10 November 2020)
- Energy-Efficient Brain-Inspired Hyperdimensional Computing (13:38, 10 November 2020)
- Hardware Accelerators for Lossless Quantized Deep Neural Networks (13:41, 10 November 2020)
- NVDLA meets PULP (13:42, 10 November 2020)
- An Industrial-grade Bluetooth LE Mesh Network Solution (15:34, 10 November 2020)
- Contextual Intelligence on Resource-constraint Bluetooth LE IoT Devices (15:36, 10 November 2020)
- Embedded Gesture Recognition Using Novel Mini Radar Sensors (15:36, 10 November 2020)
- A Wearable Wireless Kidney Function Monitoring System For BioMedical Applications (15:37, 10 November 2020)
- Indoor Smart Tracking of Hospital instrumentation (15:37, 10 November 2020)
- Wireless Sensing With Long Range Comminication (LoRa) (15:37, 10 November 2020)
- Optogenetics And Game Theory Applied To Small Side Bird Using Smart Sensing (15:38, 10 November 2020)
- Edge Computing for Long-Term Wearable Biomedical Systems (15:38, 10 November 2020)
- Efficient Search Design for Hyperdimensional Computing (15:39, 10 November 2020)
- Improving Cold-Start in Batteryless And Energy Harvesting Systems (15:41, 10 November 2020)
- Energy Efficient Smart Devices For Construction Building Maintenance Hilti Collaboration (15:41, 10 November 2020)
- Wearable Smart Camera With Deep Learning Algorithms For Automatic Detecion (15:41, 10 November 2020)
- Adversarial Attacks Against Deep Neural Networks In Wearable Cameras (15:41, 10 November 2020)
- Neuromorphic Intelligence In An Embedded System in Collaboration with AiCTX (15:45, 10 November 2020)
- High-throughput Embedded System For Neurotechnology in collaboration with INI (15:48, 10 November 2020)
- Design Of A Biomarker Assay Based On Responsive Magnetic Nanoparticles (15:48, 10 November 2020)
- Pressure and acoustic Smart Sensors Network for Wind Turbines Monitoring (15:48, 10 November 2020)
- Embedded Systems and autonomous UAVs (16:59, 10 November 2020)
- Predictable Execution (18:48, 10 November 2020)
- IP-Based SoC Generation and Configuration (1-3S) (20:24, 10 November 2020)
- Design-Space Exploration of Low-Resolution Matrix-Vector Multipliers (11:08, 12 November 2020)
- Low-Resolution 5G Beamforming Codebook Design (11:37, 12 November 2020)
- Real-Time Optimization (13:57, 12 November 2020)
- Deep Unfolding of Iterative Optimization Algorithms (13:57, 12 November 2020)
- LightProbe - CNN-Based-Image-Reconstruction (20:46, 12 November 2020)
- LightProbe - 192cha Multiplexer Stage (Rigid-Flex-PCB Project) (20:47, 12 November 2020)
- Next-Gen Ultrasound Imaging Systems (Industry Student Projects & PhD Opportunity) (20:48, 12 November 2020)
- Ultrasound High Speed Microbubble Tracking (20:49, 12 November 2020)
- LightProbe - Thermal-Power aware on-head Beamforming (20:50, 12 November 2020)
- LightProbe - Frontend Firmware and Control Side Channel (20:51, 12 November 2020)
- 3D Ultrasound Bubble Tracking (20:52, 12 November 2020)
- Satellite Internet of Things (13:53, 13 November 2020)
- FPGA-based Testbed Implementation of an Extended-Coverage Point-to-Point Communication Link for the Internet of Things (13:54, 13 November 2020)
- Next Generation Channel Decoder (14:01, 13 November 2020)
- An all Standard-Cell Based Energy Efficient HW Accelerator for DSP and Deep Learning Applications (15:31, 16 November 2020)
- FFT HDL Code Generator for Multi-Antenna mmWave Communication (19:40, 16 November 2020)
- Autonomus Drones With Novel Sensors And Ultra Wide Band (11:39, 30 November 2020)
- Smart Patch For Heath Care And Rehabilitation (16:24, 30 November 2020)
- Matheus Cavalcante (18:33, 8 December 2020)
- Improved Reacquisition for the 5G Cellular IoT (14:04, 11 January 2021)
- ASIC Design of a Gaussian Message Passing Processor (08:34, 20 January 2021)
- ASIC Design of a Sigma Point Processor (08:34, 20 January 2021)
- Hardware Accelerator for Model Predictive Controller (08:35, 20 January 2021)
- Fast Wakeup From Deep Sleep State (08:35, 20 January 2021)
- Compressed Sensing for Wireless Biosignal Monitoring (08:35, 20 January 2021)
- Convolution Neural Networks on our Ultra-Low Power Mult-Core Plattform PULP (08:36, 20 January 2021)
- Autoencoder Accelerator for On-Chip Semi-Supervised Learning (08:37, 20 January 2021)
- Extend the RI5CY core with priviledge extensions (08:38, 20 January 2021)
- Implementation of the RISC-V Bit Manipulation (RVB) extensions for our RI5CY core (08:42, 20 January 2021)
- MemPool on HERO (1S) (19:07, 20 January 2021)
- Cerebellum: Design of a Programmable Smart-Peripheral for the Ariane Core (19:05, 29 January 2021)
- Resilient Brain-Inspired Hyperdimensional Computing Architectures (19:08, 29 January 2021)
- Level Crossing ADC For a Many Channels Neural Recording Interface (19:10, 29 January 2021)
- RISC-V based Implementation of Secure Ranging According to IEEE 802.15.4z UWB (19:10, 29 January 2021)
- Spiking Neural Network for Autonomous Navigation (19:10, 29 January 2021)
- Event-Driven Convolutional Neural Network Modular Accelerator (19:10, 29 January 2021)
- ASIC Design Projects (19:13, 29 January 2021)
- Implementation of the RISC-V Bit Manipulation (RVB) extensions for our RISC-V core (19:19, 29 January 2021)
- A Snitch-based Compute Accelerator for HERO (M/1-2S) (23:59, 6 February 2021)
- Heroino: Design of the next CORE-V Microcontroller (00:01, 7 February 2021)
- VLSI Implementation of a 5G Ciphering Accelerator (10:05, 9 February 2021)
- OTDOA Positioning for LTE Cat-M (15:50, 9 February 2021)
- ASIC Development of 5G-NR LDPC Decoder (01:43, 10 February 2021)
- Wireless Communication Systems for the IoT (01:45, 10 February 2021)
- Software-Defined Paging in the Snitch Cluster (2-3S) (20:08, 15 February 2021)
- Event-Driven Vision on an embedded platform (08:41, 17 February 2021)
- Efficient TNN compression (08:41, 17 February 2021)
- Design and Evaluation of a Small Size Avalanche Beacon (10:02, 22 February 2021)
- ISA extensions in the Snitch Processor for Signal Processing (M) (00:08, 13 March 2021)
- A Flexible Peripheral System for High-Performance Systems on Chip (M) (15:40, 15 March 2021)
- Stand-Alone Edge Computing with GAP8 (14:38, 14 April 2021)
- Neural Networks Framwork for Embedded Plattforms (14:40, 14 April 2021)
- Ibex: Tightly-Coupled Accelerators and ISA Extensions (12:52, 27 April 2021)
- Intelligent Power Management Unit (iPMU) (11:40, 2 June 2021)
- PULP in space - Fault Tolerant PULP System for Critical Space Applications (14:46, 2 June 2021)
- Andreas Kurth (07:40, 11 June 2021)
- Ferroelectric Memristors for Artificial Neural Networks (IBM-Zurich) (12:21, 23 June 2021)
- Integrated silicon photonic structures-Lumiphase (13:53, 23 June 2021)
- Integrated silicon photonic structures (13:58, 23 June 2021)
- Phase-change memory devices for emerging computing paradigms (14:13, 23 June 2021)
- Finite Element Simulations of Transistors for Quantum Computing (14:14, 23 June 2021)
- Manycore System on FPGA (M/S/G) (10:41, 6 July 2021)
- Physical Implementation of MemPool, PULP's Manycore System (1M/1-2S) (10:41, 6 July 2021)
- An RPC DRAM Implementation for Energy-Efficient ASICs (1-2S) (15:18, 9 July 2021)
- A Snitch-Based SoC on iCE40 FPGAs (1-2S/B) (15:18, 9 July 2021)
- Bringup and Evaluation of an Energy-efficient Heterogeneous Manycore Compute Platform (1-2S) (15:19, 9 July 2021)
- Investigation of the high-performance multi-threaded OoO IBM A2O Core (1-3S) (15:19, 9 July 2021)
- LLVM and DaCe for Snitch (1-2S) (15:20, 9 July 2021)
- Ottocore: A Minimal RISC-V Core Designed for Teaching (B/2G) (15:21, 9 July 2021)
- Towards the Ariane Desktop: Display Output for Ariane on FPGA under Linux (S/B/G) (15:21, 9 July 2021)
- Physical Implementation of Ara, PULP's Vector Machine (1-2S) (15:25, 9 July 2021)
- Unconventional phase change memory device concepts for in-memory and neuromorphic computin (13:07, 23 July 2021)
- Test page (12:30, 27 July 2021)
- Semi-Custom Digital VLSI for Processing-in-Memory (14:33, 28 July 2021)
- SystemVerilog formatter for our LowRISC-based guidelines (2-3G) (19:57, 29 July 2021)
- Fast Simulation of Manycore Systems (1S) (17:20, 2 August 2021)
- Evaluating memory access pattern specializations in OoO, server-grade cores (M) (13:25, 10 August 2021)
- DC-DC Buck converter in 65nm CMOS (11:36, 20 August 2021)
- Low-Dropout Regulators for Magnetic Resonance Imaging (11:38, 20 August 2021)
- High performance continuous-time Delta-Sigma ADC for magnetic resonance imaging (11:40, 20 August 2021)
- Ultra-low power transceiver for implantable devices (11:43, 20 August 2021)
- Inductive Charging Circuit for Implantable Devices (11:43, 20 August 2021)
- Design of a 25 Gbps SerDes for optical chip-to-chip communication (11:44, 20 August 2021)
- High Performance Digitally-Assisted Time Domain ADC Design for DPLL used in Cellular IOT (11:45, 20 August 2021)
- High Power Efficient Digitally Controlled Oscillator Design for Cellular IOT (11:45, 20 August 2021)
- Design of Charge-Pump PLL in 22nm for 5G communication applications (15:51, 20 August 2021)
- Design of Time-Encoded Spiking Neural Networks (IBM-Zurich) (10:54, 31 August 2021)
- Bluetooth Low Energy network with optimized data throughput (17:18, 14 September 2021)
- A mmWave Voltage-Controlled-Oscillator (VCO) for beyond 5G applications (15:31, 15 September 2021)
- 5G Cellular RF Front-end Design in 22nm CMOS Technology (15:36, 15 September 2021)
- Analog building blocks for mmWave manipulation (15:44, 15 September 2021)
- Low Latency Brain-Machine Interfaces (09:18, 16 September 2021)
- Hyper-Dimensional Computing Based Predictive Maintenance (09:18, 16 September 2021)
- Towards global Brain-Computer Interfaces (09:20, 16 September 2021)
- Combining Spiking Neural Networks with Hyperdimensional Computing for Autonomous Navigation (09:23, 16 September 2021)
- Exploring feature selection and classification algorithms for ultra-low-power closed-loop systems for epilepsy control (09:25, 16 September 2021)
- Every individual on the planet should have a real chance to obtain personalized medical therapy (17:04, 16 September 2021)
- Characterization techniques for silicon photonics-Lumiphase (17:05, 16 September 2021)
- Implementation of Computationally Efficient Scattering Mechanisms for Periodic Devices and 2D Materials (17:06, 16 September 2021)
- Electrothermal characterization of van der Waals Heterostructures with a partial overlap (17:06, 16 September 2021)
- Finite element modeling of electrochemical random access memory (17:06, 16 September 2021)
- Influence of the Initial Filament Geometry on the Forming Step in CBRAM. (17:07, 16 September 2021)
- Nanoscale Hybrid III-V Plasmonic Laser for Low-Power Photonic ICs (17:09, 16 September 2021)
- Design space exploration of InP Heterojunction Bipolar Transistors (DHBTs) (17:09, 16 September 2021)
- Quantum transport in 2D heterostructures (17:10, 16 September 2021)
- Development of an efficient algorithm for quantum transport codes (17:10, 16 September 2021)
- Investigation of Metal Diffusion in Oxides for CBRAM Applications (17:11, 16 September 2021)
- Investigation of Redox Processes in CBRAM (17:12, 16 September 2021)
- Combining Multi Sensor Imaging and Machine Learning for Robust Far-Field Vision (15:53, 11 October 2021)
- Implementing A Low-Power Sensor Node Network (15:53, 11 October 2021)
- VLSI Design of an Asynchronous LDPC Decoder (17:36, 20 October 2021)
- LightProbe - Implementation of compressed-sensing algorithms (10:37, 26 October 2021)
- Training and Deploying Next-Generation Quantized Neural Networks on Microcontrollers (11:32, 29 October 2021)
- RISC-V base ISA for ultra-low-area cores (2-3G) (13:15, 15 November 2021)
- Multi issue OoO Ariane Backend (M) (15:50, 17 November 2021)
- Transforming MemPool into a CGRA (M) (15:51, 17 November 2021)
- Integrating Hardware Accelerators into Snitch (16:15, 19 November 2021)
- SW/HW Predictability and Security (21:03, 19 November 2021)
- XNORLAX: Fused XNOR-LATCH Custom-Standard-Cell-Based Processing-in-Memory (19:29, 21 November 2021)
- Accelerating Applications Relying on Matrix-Vector-Product-Like Operations (19:45, 21 November 2021)
- Audio Signal Processing (19:59, 21 November 2021)
- Robert Balas (10:30, 22 November 2021)
- Self-Supervised User Positioning in Cell-Free Massive MIMO Systems (17:27, 23 November 2021)
- Securing Block Ciphers against SCA and SIFA (18:43, 23 November 2021)
- Peak-to-average power Reduction (14:16, 24 November 2021)
- Low Resolution Neural Networks (14:52, 24 November 2021)
- Energy-efficient Circuits for Fully Wireless Brain-machine Interfaces (19:19, 25 November 2021)
- Benjamin Weber (17:17, 30 November 2021)
- Digitally-Controlled Analog Subtractive Sound Synthesis (12:56, 4 December 2021)
- Neural Network Algorithms and Interfaces with Accelerators for Embedded Platforms with Real World Applications (17:30, 6 December 2021)
- Implementation of an AES Hardware Processing Engine (B/S) (19:14, 6 December 2021)
- Serverless Benchmarks on RISC-V (M) (21:41, 6 December 2021)
- Short Range Radars For Biomedical Application (12:46, 17 December 2021)
- Prasadar (14:00, 3 January 2022)
- Real-time eye movement analysis on a tablet computer (15:09, 6 January 2022)
- Memory Augmented Neural Networks in Brain-Computer Interfaces (21:31, 9 January 2022)
- Hardware Constrained Neural Architechture Search (21:34, 9 January 2022)
- Visualization of Neural Architecture Search Spaces (01:39, 10 January 2022)
- Real-Time Embedded Systems (09:54, 10 January 2022)
- Non-blocking Algorithms in Real-Time Operating Systems (18:59, 10 January 2022)
- Beamspace processing for 5G mmWave massive MIMO on GPU (00:16, 11 January 2022)
- Improved State Estimation on PULP-based Nano-UAVs (22:17, 26 January 2022)
- Deep Learning-based Global Local Planner for Autonomous Nano-drones (12:11, 27 January 2022)
- Ultra-wideband Concurrent Ranging (16:58, 4 February 2022)
- Reconfigurable Fully-Unrolled 2D-FFT Core Generator for Multi-Antenna mmWave Communication (16:32, 8 February 2022)
- Passive Radar for UAV Detection using Machine Learning (16:12, 9 February 2022)
- Through Wall Radar Imaging using Machine Learning (16:15, 9 February 2022)
- Simultaneous Sensing and Communication (16:16, 9 February 2022)
- Autonomous Mapping with Nano-Drones UWB and Novel Depth Sensors (15:09, 11 February 2022)
- Improved Collision Avoidance for Nano-drones (21:25, 15 February 2022)