Pages with the most categories

Showing below up to 50 results in range #31 to #80.

View (previous 50 | next 50) (20 | 50 | 100 | 250 | 500)

31. Deep Learning Based Anomaly Detection in ECG Signals Using Foundation Models‏‎ (12 categories)
32. Efficient Synchronization of Manycore Systems (M/1S)‏‎ (12 categories)
33. An RPC DRAM Implementation for Energy-Efficient ASICs (1-2S)‏‎ (12 categories)
34. Visualizing Functional Microbubbles using Ultrasound Imaging‏‎ (12 categories)
35. PULPonFPGA: Lightweight Virtual Memory Support - Coherency Extensions‏‎ (12 categories)
36. PULPonFPGA: Lightweight Virtual Memory Support - Multi-Level TLB‏‎ (12 categories)
37. Minimum Variance Beamforming for Wearable Ultrasound Probes‏‎ (12 categories)
38. BCI-controlled Drone‏‎ (12 categories)
39. PULPonFPGA: Lightweight Virtual Memory Support - Page Table Walker‏‎ (12 categories)
40. Exploratory Development of a Unified Foundational Model for Multi Biosignal Analysis‏‎ (12 categories)
41. Streaming Integer Extensions for Snitch (M/1-2S)‏‎ (12 categories)
42. Ultrasound based hand gesture recognition‏‎ (12 categories)
43. Implementing DSP Instructions in Banshee (1S)‏‎ (12 categories)
44. Compression of Ultrasound data on FPGA‏‎ (12 categories)
45. Transforming MemPool into a CGRA (M)‏‎ (12 categories)
46. Time Gain Compensation for Ultrasound Imaging‏‎ (11 categories)
47. Running Rust on PULP‏‎ (11 categories)
48. Implementation of a Small and Energy-Efficient RISC-V-based Vector Accelerator (1M)‏‎ (11 categories)
49. Smart e-glasses for concealed recording of EEG signals‏‎ (11 categories)
50. Efficient Memory Stream Handling in RISC-V-based Systems (M/1-2S)‏‎ (11 categories)
51. Creating a HDMI Video Interface for PULP‏‎ (11 categories)
52. Enabling Efficient Systolic Execution on MemPool (M)‏‎ (11 categories)
53. BigPULP: Shared Virtual Memory Multicluster Extensions‏‎ (11 categories)
54. Design of a Scalable High-Performance and Low-Power Interface Based on the I3C Protocol (1-3S/B)‏‎ (11 categories)
55. Building an RTL top level for a Mempool-based Heterogeneous SoC (M/1-3S)‏‎ (11 categories)
56. SCMI Support for Power Controller Subsystem‏‎ (11 categories)
57. Event-based navigation on autonomous nano-drones‏‎ (11 categories)
58. Memory Augmented Neural Networks in Brain-Computer Interfaces‏‎ (11 categories)
59. CLIC for the CVA6‏‎ (11 categories)
60. EEG-based drowsiness detection‏‎ (11 categories)
61. Fast Accelerator Context Switch for PULP‏‎ (11 categories)
62. Development of statistics and contention monitoring unit for PULP‏‎ (11 categories)
63. Machine Learning on Ultrasound Images‏‎ (11 categories)
64. A RISC-V fault-tolerant many-core accelerator for 5G Non-Terrestrial Networks (1-2S/B)‏‎ (11 categories)
65. A Wireless Sensor Network for HPC monitoring‏‎ (11 categories)
66. Towards the Ariane Desktop: Display Output for Ariane on FPGA under Linux (S/B/G)‏‎ (11 categories)
67. Sound-Based Vehicle Classification and Counting (1-2S)‏‎ (11 categories)
68. Multi-Modal Environmental Sensing With GAP9 (1-2S)‏‎ (11 categories)
69. Approximate Matrix Multiplication based Hardware Accelerator to achieve the next 10x in Energy Efficiency: Full System Intregration‏‎ (11 categories)
70. Real-time Linux on RISC-V‏‎ (11 categories)
71. Resource Partitioning of Caches‏‎ (11 categories)
72. EEG earbud‏‎ (11 categories)
73. Mixed-Precision Neural Networks for Brain-Computer Interface Applications‏‎ (11 categories)
74. Evaluating SoA Post-Training Quantization Algorithms‏‎ (11 categories)
75. LLVM and DaCe for Snitch (1-2S)‏‎ (11 categories)
76. A Snitch-based Compute Accelerator for HERO (M/1-2S)‏‎ (11 categories)
77. Training and Deploying Next-Generation Quantized Neural Networks on Microcontrollers‏‎ (11 categories)
78. Fault-Tolerant Floating-Point Units (M)‏‎ (11 categories)
79. Cerebellum: Design of a Programmable Smart-Peripheral for the Ariane Core‏‎ (11 categories)
80. In-ear EEG signal acquisition‏‎ (11 categories)

View (previous 50 | next 50) (20 | 50 | 100 | 250 | 500)