Orphaned pages
From iis-projects
The following pages are not linked from or transcluded into other pages in iis-projects.
Showing below up to 223 results in range #501 to #723.
View (previous 500 | next 500) (20 | 50 | 100 | 250 | 500)
- On-Device Federated Continual Learning on Nano-Drone Swarms
- On-Device Learnable Embeddings for Acoustic Environments
- On-Device Training Sparse Sub-Tensor Update Scheme Optimization for CNN-based tasks
- On-Device Training Sparse Sub-Tensor Update Scheme Optimization for CNN-based tasks (SA or MA)
- On-chip clock synthesizer design and porting
- On - Device Continual Learning for Seizure Detection on GAP9
- Online Learning of User Features (1S)
- OpenRISC SoC for Sensor Applications
- Open Power-On Chip Controller Study and Integration
- Optimal System Duty Cycling
- Optimal System Duty Cycling for a Mobile Health Platform
- Optimal routing for 2D Mesh-based Analog Compute-In-Memory Accelerator Architecture (IBM-Zurich)
- Optimizing the Pipeline in our Floating Point Architectures (1S)
- Optogenetics And Game Theory Applied To Small Side Bird Using Smart Sensing
- Outdoor Precision Object Tracking for Rockfall Experiments
- PREM Intervals and Loop Tiling
- PREM Runtime Scheduling Policies
- PREM on PULP
- PULP-Shield for Autonomous UAV
- PULP Freertos with LLVM
- PULP in space - Fault Tolerant PULP System for Critical Space Applications
- PULPonFPGA: Hardware L2 Cache
- PULPonFPGA: Lightweight Virtual Memory Support - Coherency Extensions
- PULPonFPGA: Lightweight Virtual Memory Support - Multi-Level TLB
- PULPonFPGA: Lightweight Virtual Memory Support - Page Table Walker
- PULPonFPGA: Lightweight Virtual Memory Support - Physically Contiguous Memory
- PULPonFPGA: Lightweight Virtual Memory Support - Software Cache
- PULP’s CLIC extensions for fast interrupt handling
- PVT Dynamic Adaptation in PULPv3
- Palm size chip NMR
- Passive Radar for UAV Detection using Machine Learning
- Passive and Self Sustaining Receivers For On and Intra Body Communication For Wearable Sensors Networks
- Peak-to-average power Reduction
- Peripheral Event Linking System for Real-time Capable Energy Efficient SoCs
- Phase-change memory devices for emerging computing paradigms
- Physical Implementation of Ara, PULP's Vector Machine (1-2S)
- Physical Implementation of ITA (2S)
- Physical Implementation of MemPool, PULP's Manycore System (1M/1-2S)
- Physical Layer Implementation of HSPA+ 4G Mobile Transceiver
- Positioning for the cellular Internet of Things
- Power Optimization in Multipliers
- Power Saver Mode for Cellular Internet of Things Receivers
- Practical Reconfigurable Intelligent Surfaces (RIS)
- Prasadar
- Praxisgerechte Berechnung von Switching Noise in VLSI-Schaltungen
- Precise Ultra-low-power Timer
- Predict eye movement through brain activity
- Predictable Execution on GPU Caches
- Pressure and acoustic Smart Sensors Network for Wind Turbines Monitoring
- Pretraining Foundational Models for EEG Signal Analysis Using Open Source Large Scale Datasets
- Probabilistic training algorithms for quantized neural networks
- Probing the limits of fake-quantised neural networks
- Processing of 3D Micro-tomography data for Lithium Ion Batteries
- Pulse Oximetry Fachpraktikum
- Putting Together What Fits Together - GrÆStl
- Quantum Key Secured 100 Gbit/s Payload Encryption and its High-Speed Network Interfaces
- Quantum Transport Modeling of Interband Cascade Lasers (ICL)
- Quantum transport in 2D heterostructures
- RISC-V base ISA for ultra-low-area cores (2-3G)
- RISC-V based Implementation of Secure Ranging According to IEEE 802.15.4z UWB
- RVfplib
- Radio Signal Direction Detection For Smart Glasses For Augmented Reality Applications
- Real-Time ECG Contractions Classification
- Real-Time Embedded Classification of Neural Activity in Rat Barrel Cortex
- Real-Time Implementation of Quantum State Identification using an FPGA
- Real-Time Motor-Imagery Classification Using Neuromorphic Processor
- Real-Time Optical Flow Using Neural Networks
- Real-Time Pedestrian Detection For Privacy Enhancement
- Real-time Linux on RISC-V
- Real-time View Synthesis using Image Domain Warping
- Real-time eye movement analysis on a tablet computer
- Realtime Gaze Tracking on Siracusa
- Receiver design for the DigRF 4G high speed serial link
- Reconfigurability of SHA-3 candidates
- Reconfigurable Fully-Unrolled 2D-FFT Core Generator for Multi-Antenna mmWave Communication
- RedCap-5G for IOT application on prototype taped-out silicon
- Reliability by Switching the Embedded ISA in Ibex (1-2S/B/1M)
- Resilient Brain-Inspired Hyperdimensional Computing Architectures
- Resource-Constrained Few-Shot Learning for Keyword Spotting (1S)
- Resource Partitioning of Caches
- Resource Partitioning of RPC DRAM
- Rethinking our Convolutional Network Accelerator Architecture
- Routing 1000s of wires in Network-on-Chips (1-2S/M)
- Running Rust on PULP
- Runtime partitioning of L1 memory in Mempool (M)
- SCMI Support for Power Controller Subsystem
- SHAre - An application Specific Instruction Set Processor for SHA-2/3
- SSR combined with FREP in LLVM/Clang
- Satellite Internet of Things
- Scaleout Study on Interleaved Memory Transfers in Huge Manycore Systems with Multiple HBM Channels (M/1-3S)
- Scan Chain Fault Injection in a PULP SoC (1S)
- Scattering Networks for Scene Labeling
- Securing Block Ciphers against SCA and SIFA
- Self-Learning Drones based on Neural Networks
- Self-Supervised User Positioning in Cell-Free Massive MIMO Systems
- Self Aware Epilepsy Monitoring
- Semi-Custom Digital VLSI for Processing-in-Memory
- Sensor Fusion for Rockfall Sensor Node
- Serverless Benchmarks on RISC-V (M)
- Shared Correlation Accelerator for an RF SoC
- Short Range Radars For Biomedical Application
- Signal-Processing and Data-Compression on Beaglebone Black used as embedded HPC-performance-monitoring device
- Signal Acquisition and Clock Offset Compensation for High-Rate Pulse UWB PHYs
- Signal to Noise Ratio Estimation for 3G standards
- Simulation of 2D artificial cilia metasurface in COMSOL
- Simulation of Li-ion batteries and comparison with experimental data
- Simulation of Negative Capacitance Ferroelectric Transistor
- Single-Bit-Synapse Spiking Neural System-on-Chip
- Skin Coupling Media Characterization For Fitness Tracker Applications (1 B/S)
- Skin coupling media characterization for fitnesstracker applications (1 B/S)
- SmartRing
- Smart Goggles for Visual In-Action Feedback in Ski Jumping (1 B/S)
- Smart Goggles for Visual In-Action Feedback in Ski Jumping (1 M 1-2B/S)
- Smart Googles for Visual In-Action Feedback in Ski Jumping (1 B/S)
- Smart Meters
- Smart Patch For Heath Care And Rehabilitation
- Smart Virtual Memory Sharing
- Smart Wearable System For Vital Sign Monitoring Exploiting On Board and Cloud Machine Learning
- Smart e-glasses for concealed recording of EEG signals
- Soft-Output Viterbi Equalizer as part of Evolved EDGE baseband ASIC
- Softmax for Transformers (M/1-2S)
- Software-Defined Paging in the Snitch Cluster (2-3S)
- Spatio-Temporal Video Filtering
- Spatz grows wings: Physical Implementation of a Vector-Powered Manycore System (2S)
- Spiking Neural Network for Autonomous Navigation
- Spiking Neural Network for Motor Function Decoding Based on Neural Dust
- Stand-Alone Edge Computing with GAP8
- Standard Cell Compatible Memory Array Design
- State-Saving @ NXP
- StoneEDGE: An EC-GSM-IoT and Evolved EDGE PHY ASIC
- Streaming Layer Normalization in ITA (M/1-2S)
- Students' Interanational Competitions: F1(AMZ), Swissloop, Educational Rockets
- Study and Development of Intelligent Capability for Small-Size UAVs
- Sub-Noise Floor Channel Tracking
- Sub Noise Floor Channel Estimation for the Cellular Internet of Things
- Subject specific embeddings for transfer learning in brain-computer interfaces
- Successive Approximation Register (SAR) ADC
- Successive Interference Cancellation for 3G Downlink
- Switched-capacitor power amplifier for IoT mobile communications: design of signal processing path
- Switched Capacitor Based Bandgap-Reference
- Synchronization and Power Control Concepts for 3GPP TD-SCDMA
- SystemVerilog formatter for our LowRISC-based guidelines (2-3G)
- System Emulation for AR and VR devices
- TCNs vs. LSTMs for Embedded Platforms
- Taping a Safer Silicon Implementation of Snitch (M/2-3S)
- Tbenz
- Telecommunications
- Template
- Ternary Neural Networks for Face Recognition
- Ternary Weights Engine For Efficient Many Channels Spike Sorting Applications
- Test page
- Test project
- Testbed Design for Self-sustainable IoT Sensors
- Thermal Control of Mobile Devices
- Through Wall Radar Imaging using Machine Learning
- Time Gain Compensation for Ultrasound Imaging
- Time Synchronization for 3G Mobile Communications
- Timing Channel Mitigations for RISC-V Cores
- Toward Superposition of Brain-Computer Interface Models
- Toward hyperdimensional active perception: learning compressed sensorimotor control by demonstration
- Towards Autonomous Navigation for Nano-Blimps
- Towards Flexible and Printable Wearables
- Towards Formal Verification of the iDMA Engine (1-3S/B)
- Towards Self-Sustainable Unmanned Aerial Vehicles
- Towards The Integration of E-skin into Prosthetic Devices
- Towards a High-performance Open-source Verification Suite for AXI-based Systems (M/1-3S/B)
- Towards a Technology-independent and Synthesizable AXI4 Performance Monitoring and Throttling Unit (1-2S)
- Towards global Brain-Computer Interfaces
- Towards the Ariane Desktop: Display Output for Ariane on FPGA under Linux (S/B/G)
- Trace Debugger for custom RISC-V Core
- Training and Deploying Next-Generation Quantized Neural Networks on Microcontrollers
- Transformer Deployment on Heterogeneous Many-Core Systems
- Transforming MemPool into a CGRA (M)
- Triple-Core PULPissimo
- Turbo Decoder Design for High Code Rates
- Turbo Equalization for Cellular IoT
- Ultra-High-Efficiency Power Supply Management for Ultra-Low-Power Systems on Chip
- Ultra-low power sampling front-end for acquisition of physiological signals
- Ultra-low power transceiver for implantable devices
- Ultra-wideband Concurrent Ranging
- Ultra Low-Power Oscillator
- Ultra Low Power Conversion Circuit For Batteryless Applications
- Ultra Low Power Wake Up Radio for Wireless Sensor Network
- Ultra low power wearable ultrasound probe
- Ultrafast Medical Ultrasound imaging on a GPU
- Ultrasound-EMG combined hand gesture recognition
- Ultrasound Doppler system development
- Ultrasound High Speed Microbubble Tracking
- Ultrasound Low power WiFi with IMX7
- Ultrasound based hand gesture recognition
- Ultrasound image data recycler
- Ultrasound measurement of microbubble stiffness for in situ detection of protease activity in clinical settings
- Ultrasound signal processing acceleration with CUDA
- Unconventional phase change memory device concepts for in-memory and neuromorphic computin
- Using Motion Sensors to Support Indoor Localization
- VLSI Design of an Asynchronous LDPC Decoder
- VLSI Implementation Polar Decoder using High Level Synthesis
- VLSI Implementation of a Systolic Array for LMMSE Detection in mmWave Massive MIMO-OFDM
- Variability Tolerant Ultra Low Power Cluster
- Vector-based Manycore HPC Cluster Exploration for 5G Communication Algorithm (1-2M)
- Vector-based Parallel Programming Optimization of Communication Algorithm (1-2S/B)
- Vector Processor for In-Memory Computing
- Versatile HW SW Digital PHY for inter chip communication
- Virtual Memory Ara
- Visualization of Neural Architecture Search Spaces
- Visualizing Functional Microbubbles using Ultrasound Imaging
- Wake Up Radio For Energy Efficient Communication System and IC Design
- Watchdog Timer for PULP
- Weak-strong massive MIMO communication with low-resolution ADCs
- Wearable Smart Camera With Deep Learning Algorithms For Automatic Detecion
- Wearable Ultrasound for Artery monitoring
- Wearables for Sports and Life Enhancement
- Wearables in Fashion
- Weekly Reports
- Wiederverwendung (reuse) ganzer Funktionsblöcke beim VLSI-Entwurf
- Wireless Biomedical Signal Acquisition Device
- Wireless EEG Acquisition and Processing
- Wireless In Action Data Streaming in Ski Jumping (1 B/S)
- Wireless Sensing With Long Range Comminication (LoRa)
- Writing a Hero runtime for EPAC (1-3S/B)
- XNORLAX: Fused XNOR-LATCH Custom-Standard-Cell-Based Processing-in-Memory
- Zephyr RTOS on PULP
- Zero Power Touch Sensor and Reciever For Body Communication